How to Connect NAND Flash Memory to an EP93xx

1. Introduction
This document describes two different methods that can be used to connect NAND FLASH to an EP93xx device. The first approach takes advantage of the data bus and uses fewer GPIO pins. The second approach uses GPIO exclusively.

2. Implementation Using GPIO Interrupt (for EP93xx)
Please refer to the partial schematic below. GPIOx, GPIOy, and GPIOz may be any GPIO pins from the EP93xx device. Not all of the devices in the EP93xx family have all of their GPIO port pins bonded out. Refer to the datasheet for the specific device you are using. It is suggested that all the GPIO pins connected to the NAND device belong to the same port for efficient code. However, this is not a requirement.

There is no GPIO signal connected to pin 7 of the NAND device in the figure below. It is not required because the ready status can be read from a bit in the Status register. If the design uses pin 7, make sure that the GPIO line used has interrupt capability. Referring to the EP93xx User's Guide, GPIO section, you will notice Ports A, B, and F have interrupt capability. Note that Port A and B have interrupt capability but it is implemented as a single interrupt signal called GPIOINTR. All pins on Port F are available to the system interrupt controller as GPIO[7:0]INTR.

The example below connects an EP93xx to the SAMSUNG K9F2G08U0M.

![Schematic diagram of NAND Flash Memory connection to EP93xx](image)

Figure 1. Example of Implementation Using Minimal GPIO
3. Implementation Using GPIO (for EP931x)

Alternatively, the general purpose I/O (GPIO) pins can be used to provide an easy way to control an external NAND flash memory device. EP93xx GPIO signals provide great flexibility in meeting the NAND device timing requirements. However, this may not be the most efficient way to connect an EP931x to a NAND flash memory device because it requires the use of many of the available GPIO pins.

The example below connects an EP931x to the SAMSUNG K9F2G08U0M. See “Read Flash ID” Sample Code on page 3 for a code example for this particular approach.

Figure 2. Example of Implementation Using GPIO Ports B and C
3.1 “Read Flash ID” Sample Code

ULONG ulMakerCode;
ULONG ulDeviceCode;
ULONG ulIDDdata;

*GPIO_PBDDR = 0x5E;

//
// Write Read ID Command
//
*GPIO_PBDR = 0x14;
*GPIO_PCDR = 0x90;
*GPIO_PCDOR = 0xFF;
*GPIO_PBDR = 0x06;

//
// Write Reading ID Address
//
*GPIO_PBDR = 0x0C;
*GPIO_PCDR = 0x00;
*GPIO_PCDOR = 0xFF;
*GPIO_PBDR = 0x06;

//
// Prepare to Read Data from IO
//
*GPIO_PCDR = 0x00;

//
// Read Maker Code
//
*GPIO_PBDR = 0x02;
ulMakerCode = *GPIO_PCDR;
*GPIO_PBDR = 0x06;

//
// Read Device Code
//
*GPIO_PBDR = 0x02;
ulDeviceCode = *GPIO_PCDR;
*GPIO_PBDR = 0x06;

//
// Don't care this byte
//
*GPIO_PBDR = 0x02;
ulIDDdata = *GPIO_PCDR;
*GPIO_PBDR = 0x06;

//
// Read Page Size, Block Size, Spare Size, Organization
//
*GPIO_PBDR = 0x02;
ulIDDdata = *GPIO_PCDR;
*GPIO_PBDR = 0x06;

// Disable NAND Flash
*GPIO_PBDR = DISABLE_CHIP;

printf("Maker Code = 0x%X\r\n", ulMakerCode);
printf("Device Code = 0x%X\r\n", ulDeviceCode);
printf("IDDdata = 0x%X\r\n", ulIDDdata);
Table 1. Revision History

<table>
<thead>
<tr>
<th>Release</th>
<th>Date</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>REV1</td>
<td>February 2005</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, MaverickCrunch, MaverickKey, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

Microsoft, Windows, Windows CE are registered trademarks of Microsoft Corporation.

Microwire™ is a trademark of National Semiconductor Corp. National Semiconductor is a registered trademark of National Semiconductor Corp.

Texas Instruments is a registered trademark of Texas Instruments, Inc.

Motorola is a registered trademark of Motorola, Inc.

Linux is a registered trademark of Linus Torvalds.

RedBoot is a registered trademark of Red Hat, Inc.