

Time Division Multiplexed Audio Interface: A Tutorial

INTRODUCTION

Transferring multiple channels of digital audio data within an audio product can be a challenge. The complexities involving signal routing and providing a sufficient number of input/output ports on digital-signal-processors and converters can be a daunting task. As a result, the industry has adopted a Time Division Multiplexed (TDM) interface that allows multiple channels of data to be transmitted on a single data line. The TDM interface is by far the most common mechanism used to transfer multiple channels of audio data between devices within a system as shown in Figure 1. The TDM interface has not been standardized and there can be variants between the TDM formats. Fortunately the TDM ports in DSP devices are programmable and will support the multitude of options.

It is advantageous to limit the degrees of flexibility in a TDM interface for analog-to-digital converters, digital-to-analog converters, multiple function audio CODECs and other high-performance mixed-signal products to avoid potential performance degradation due to clock interference. As a result, Cirrus Logic has chosen to standardize on a TDM format for audio converter products and support a subset of the options that are available with DSP devices, including the DSP products from Cirrus Logic. The goal of this document is to present an overview of the TDM interface and a discussion of the TDM format that is supported in Cirrus Logic audio converter products.









1. TDM OVERVIEW

The TDM interface is similar to the 2-Channel Serial Audio Interface, discussed in Cirrus Applications Note AN282, with the exception that more channels, typically 4, 6 or 8, are transmitted within a sample frame or sample period, as shown in Figure 2. As with the 2-Channel Serial Audio Interface, the TDM interface is comprised of two control clocks, a frame synchronization pulse (FSYNC) and serial clock (SCLK), and the serial audio data line (SDATA).

	•		Frame		
FSYNC					
SCLK					
SDATA	Channel 1	Channel 2		Channel N-1	Channel N

Figure 2. Generic TDM Interface

1.1 Channel Block

Each channel block is comprised of the audio data word followed by a sufficient number of zero data bits to complete the N-bit channel block. The example shown in Figure 3 shows a 32-bit channel block with 24-bit audio data. Notice that the audio word is typically transmitted with the Most Significant Bit (MSB) first. The industry standard for representing Pulse-Coded-Modulation (PCM) audio data is a 16 to 32 bit word (16-and 24-bit are the most common) coded in a two's-complement format.

•								32-Bit Channe	Block			
]				
MSB	-1	-2	-3	-4	-5	-6	-7	+3	+2	+1	LSB	
-					24	4-Bit A	udio W	ord				8-Bit Zero Pad

Figure 3. 32-Bit Channel Block

1.2 Frame Synchronization Pulse

The function of the FSYNC pulse is simply to identify the beginning of a frame. The beginning is always indicated by the rising edge of the pulse, as shown in Figure 2. Another notable point is that the frame rate is always at the audio sample rate, such as 44.1 kHz, 48 kHz, etc.

The majority of the TDM implementations only use the rising edge of FSYNC and ignore the falling edge. However, device product documentation often implies that the width of the pulse is important. There are two common representations for the required width of the FSYNC pulse. The first is a frame synchronization pulse where the width is equivalent to a channel block. The second is a pulse where the width is equivalent to a single period of the serial clock. Unfortunately, the product documentation rarely supplies a sufficient amount of information to determine if the falling edge is used. The safe approach is to follow the product documentation and assume the falling edge is used or contact the manufacturer for clarification.

1.3 Channel Block Alignment with Frame Sync

There are two common options for the alignment of the first channel block and the rising edge of FSYNC. The first is shown in Figure 2. where the beginning of the channel block aligns with the rising edge of the FSYNC. In the second option, the channel block is delayed one period of the serial clock following the rising edge of the FSYNC.

1.4 Serial Clock

The sole purpose of the serial clock is to shift the audio data into or out of the serial audio ports. The required frequency for the serial clock is directly proportional to the system audio sample rate, the number of channel blocks within a frame and the bit-width of each channel block. As an example, an 8-channel frame with 32-bit channel blocks operating at 48 kHz requires a 12.288 MHz serial clock.



2. CIRRUS LOGIC AUDIO CONVERTER TDM INTERFACE

All Cirrus Logic converter products are capable as operating as a slave to a systems clock, such as a DSP generated serial clock and FSYNC. When operating in this mode, the required pulse width of the frame sync is extremely flexible, as shown in Figure 4, where the minimum high time is one period of the serial clock and the minimum low time is also one period of the serial clock. Many Cirrus Logic products also are capable of sourcing the systems clocks or operating as a systems clock Master. When operated in this mode the duty cycle of the FSYNC is 50% of the frame period as shown in Figure 5.

Cirrus Logic has chosen to implement a serial port configuration where the channel block is delayed one period of the serial clock following the rising edge of the FSYNC as shown in Figure 4 and Figure 5. Notice that the last bit of the Channel N block is within the FSYNC pulse of the next frame.



2.1 Channel Block

The standard Cirrus Logic implementation for a data transmitter is a 32-bit channel block with 24-bit audio data as previously discussed and shown in Figure 3. The standard implementation for a data receiver is a 32-bit channel block with 24-bit audio data as shown in Figure 6. Notice that the trailing 8-bit pad is not required to be zero since the receiver will ignore the trailing 8-bits.

A limited number of Cirrus Logic products support a 16-bit channel block for use with 16-bit data. Please be aware that both the data transmitter and receiver must be configured for a 16-bit channel block. Many DSP devices also support a 24-bit channel block which is efficient for transmitting 24-bit audio data. Unfortunately, this requires serial clocks and data rates which are asynchronous to the conversion processes in mixed-signal products. This can degrade analog performance and, as a result, Cirrus Logic converter products do not support a 24-bit channel block.

4									32-Bit Channe	I Block											►
]												
N	ISB	-1	-2	-3	-4	-5	-6	-7	+3	+2	+1	LSB	Γ.	[]	//	///	///	/ /	77	//	77
•						— 24	4-Bit A	udio W	ord			-	•			8-Bit	Pad				

Figure 6. 32-Bit Receiver Channel Block

2.2 Exceptions to the Rule

Despite efforts to standardize on a TDM interface, there are occasionally situations that require deviation from the standard, as well as legacy implementations that deviate from this format. An example is the CS8421 Asynchronous Sample Rate Converter which can use the full 32-bit channel block for audio data. Please refer to the product data sheet to confirm device operation.



3. REVISION HISTORY

Release	Changes						
Revision 1	Initial Release						

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTHORIZED OR WARRANTED FOR USE VICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDER-STOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.