
CS430xx Output Buffer/Filter Circuits

Introduction

The CS430xx family of high-performance DAC devices provide a current-mode output and require an external current-to-voltage (I to V) buffer/filter circuit. This document describes the recommended external buffer/filter circuits.

Different buffer/filter solutions are described and compared in this document.

Table of Contents

1	Output Buffer Circuits – CS4304P, CS4308P	2
1.1	Differential Output in Inverting Configuration.....	2
1.2	Single-Ended Non-Inverting Output with Line Driver.....	3
1.3	Single-Ended Non-Inverting Output Configuration	3
1.4	Single-Ended Inverting Output with Reduced BOM	4
2	Output Buffer Circuits – CS4304S, CS4308S	5
2.1	Differential Output in Inverting Configuration.....	5
2.2	Single-Ended Non-Inverting Output with Line Driver.....	6
2.3	Single-Ended Non-Inverting Output Configuration	6
2.4	Single-Ended Inverting Output with Reduced BOM	7
3	Output Buffer Circuits – CS4302P	8
3.1	Differential Output in Inverting Configuration.....	8
3.2	Single-Ended Non-Inverting Output with Line Driver.....	9
3.3	Single-Ended Non-Inverting Output Configuration	9
3.4	Single-Ended Inverting Output with Reduced BOM	10
4	Additional Information.....	11
4.1	Recommended Components	11
4.2	Switching Frequency	11
5	Revision History	11

1 Output Buffer Circuits – CS4304P, CS4308P

This section describes differential and single-ended output-buffer/filter circuits for the CS4304P and CS4308P high-performance DAC devices. Four options are described, as summarized in Table 1.

Table 1 Output Buffer/Filter Circuits Summary

Description	Op-Amps	Advantages	Disadvantages
Differential Output in Inverting Configuration	2 per output	Maximum dynamic range. Common mode rejection.	—
Single-Ended Non-Inverting Output with Line Driver	3 per output	Drives headphone/line loads.	3 op-amps required per output.
Single-Ended Non-Inverting Output Configuration	2 per output	Large dynamic range. 2 op-amps required per output.	Increased noise below 200 Hz.
Single-Ended Inverting Output with Reduced BOM	1 per output, plus 1 shared between outputs	Reduced bill of materials (BOM).	Reduced dynamic range. Increased noise below 200 Hz

1.1 Differential Output in Inverting Configuration

Figure 1 shows a differential output buffer using dual op-amps in inverting configuration.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).




Figure 1 Differential Output in Inverting Configuration

1.2 Single-Ended Non-Inverting Output with Line Driver

Figure 2 shows a single-ended output buffer, comprising a differential inverting I-to-V stage and an inverting line driver.

This circuit provides a full-scale output $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors in the I-to-V stage (see Section 5 of the device datasheet for further information).




Figure 2 Single-Ended Non-Inverting Output with Line Driver

1.3 Single-Ended Non-Inverting Output Configuration

Figure 3 shows a single-ended output buffer using two op-amps in series.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two 10 μF capacitors between the DAC_VMID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 3 Single-Ended Non-Inverting Output Configuration

1.4 Single-Ended Inverting Output with Reduced BOM

Figure 4 shows a single-ended output buffer with a reduced bill of materials (BOM). One op-amp is required for each OUTnP channel; the additional op-amp driving OUTnN can be shared across multiple channels.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistor (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two $10 \mu F$ capacitors between the DAC_VMID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 4 Single-Ended Inverting Output with Reduced BOM

2 Output Buffer Circuits – CS4304S, CS4308S

This section describes differential and single-ended output-buffer/filter circuits for the CS4304S and CS4308S high-performance DAC devices. Four options are described, as summarized in Table 2.

Table 2 Output Buffer/Filter Circuits Summary

Description	Op-Amps	Advantages	Disadvantages
Differential Output in Inverting Configuration	2 per output	Maximum dynamic range. Common mode rejection.	—
Single-Ended Non-Inverting Output with Line Driver	3 per output	Drives headphone/line loads.	3 op-amps required per output.
Single-Ended Non-Inverting Output Configuration	2 per output	Large dynamic range. 2 op-amps required per output.	Increased noise below 200 Hz.
Single-Ended Inverting Output with Reduced BOM	1 per output, plus 1 shared between outputs	Reduced bill of materials (BOM).	Reduced dynamic range. Increased noise below 200 Hz

2.1 Differential Output in Inverting Configuration

Figure 5 shows a differential output buffer using dual op-amps in inverting configuration.

This circuit provides a full scale output of 2 V_{RMS} . The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).




Figure 5 Differential Output in Inverting Configuration

2.2 Single-Ended Non-Inverting Output with Line Driver

Figure 6 shows a single-ended output buffer, comprising a differential inverting I-to-V stage and an inverting line driver.

This circuit provides a full-scale output $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors in the I-to-V stage (see Section 5 of the device datasheet for further information).




Figure 6 Single-Ended Non-Inverting Output with Line Driver

2.3 Single-Ended Non-Inverting Output Configuration

Figure 7 shows a single-ended output buffer using two op-amps in series.

This circuit provides a full scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two 10 μ F capacitors between the DAC_V MID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 7 Single-Ended Non-Inverting Output Configuration

2.4 Single-Ended Inverting Output with Reduced BOM

Figure 8 shows a single-ended output buffer with a reduced bill of materials (BOM). One op-amp is required for each OUTnP channel; the additional op-amp driving OUTnN can be shared across multiple channels.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistor (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two $10 \mu F$ capacitors between the DAC_VMID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 8 Single-Ended Inverting Output with Reduced BOM

3 Output Buffer Circuits – CS4302P

This section describes differential and single-ended output-buffer/filter circuits for the CS4302P high-performance DAC. Four options are described, as summarized in Table 3.

Table 3 Output Buffer/Filter Circuits Summary

Description	Op-Amps	Advantages	Disadvantages
Differential Output in Inverting Configuration	2 per output	Maximum dynamic range. Common mode rejection.	—
Single-Ended Non-Inverting Output with Line Driver	3 per output	Drives headphone/line loads.	3 op-amps required per output.
Single-Ended Non-Inverting Output Configuration	2 per output	Large dynamic range. 2 op-amps required per output.	Increased noise below 200 Hz.
Single-Ended Inverting Output with Reduced BOM	1 per output, plus 1 shared between outputs	Reduced bill of materials (BOM).	Reduced dynamic range. Increased noise below 200 Hz

3.1 Differential Output in Inverting Configuration

Figure 9 shows a differential output buffer using dual op-amps in inverting configuration.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).




Figure 9 Differential Output in Inverting Configuration

3.2 Single-Ended Non-Inverting Output with Line Driver

Figure 10 shows a single-ended output buffer, comprising a differential inverting I-to-V stage and an inverting line driver.

This circuit provides a full-scale output $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors in the I-to-V stage (see Section 5 of the device datasheet for further information).




Figure 10 Single-Ended Non-Inverting Output with Line Driver

3.3 Single-Ended Non-Inverting Output Configuration

Figure 11 shows a single-ended output buffer using two op-amps in series.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistors (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two 10 μF capacitors between the DAC_VMID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 11 Single-Ended Non-Inverting Output Configuration

3.4 Single-Ended Inverting Output with Reduced BOM

Figure 12 shows a single-ended output buffer with a reduced bill of materials (BOM). One op-amp is required for each OUTnP channel; the additional op-amp driving OUTnN can be shared across multiple channels.

This circuit provides a full-scale output of $2 V_{RMS}$. The full-scale output level is configurable using the op-amp feedback resistor (see Section 5 of the device datasheet for further information).

The THD+N performance is degraded using the configuration shown. The loss of performance can be minimized by adding two 10 μF capacitors between the DAC_VMID path and GND. Note that adding these capacitors also increases the start-up time for the output paths.




Figure 12 Single-Ended Inverting Output with Reduced BOM

4 Additional Information

4.1 Recommended Components

To achieve the specified performance characteristics, the choice of external components should observe the following recommendations:

- Capacitors should be stable dielectric types, such as C0G (NP0) or electrolytic.
- Resistors should be low value where possible, to minimize thermal noise.
- Low-noise op-amps should be used, such as Texas Instruments OPA1612 or OPA1656. The op-amps should meet the minimum performance requirements noted in Table 4.

Table 4 Op-Amp Specification

Parameter	Specification
Input noise	5 nV/ $\sqrt{\text{Hz}}$
Unity gain bandwidth	15 MHz
Slew rate	5 V/ μs
Total harmonic distortion + noise (THD+N)	–128 dB

4.2 Switching Frequency

The CS430xx family of high-performance DAC devices operate at a switching frequency of 49.152 MHz.

5 Revision History

Revision History

Revision	Changes
R1 AUG 2025	<ul style="list-style-type: none">• Initial version

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either “Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party’s products or services does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2023-2025 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.