

---

## CS530x Input Buffer/Filter Circuits

---

### Introduction

The CS530xx family of high-performance ADC devices require external input buffer/filter circuits to bias the input signal to the ADC. This document describes the recommended external buffer/filter circuits.

Designing and implementing an external buffer circuit should take account of the following considerations: noise contribution from resistors, input biasing, isolation from switched-capacitor currents, maintaining a low impedance so as not to cause distortion, and providing anti-alias filtering.

Different buffer/filter solutions are described and compared in this document.

### Table of Contents

<b>1</b>	<b>Input Buffer Circuits – CS5304P/4S/8P/8S and CS53A04P/8P .....</b>	<b>2</b>
1.1	Differential Input in Inverting Configuration .....	3
1.2	Differential Input in Non-Inverting Configuration.....	4
1.3	Single-Ended to Differential Input with Parallel Op-Amps .....	5
1.4	Single-Ended to Differential Input with Inverter and Parallel Op-Amps.....	6
1.5	Single-Ended Input with Single Op-Amp .....	7
1.6	Single-Ended to Pseudo-Differential Input .....	8
<b>2</b>	<b>Input Buffer Circuits – CS5302P .....</b>	<b>9</b>
2.1	Differential Input in Inverting Configuration .....	10
2.2	Differential Input in Non-Inverting Configuration.....	11
2.3	Single-Ended to Differential Input with Parallel Op-Amps .....	12
2.4	Single-Ended to Differential Input with Inverter and Parallel Op-Amps.....	13
2.5	Single-Ended Input with a Single Op-Amp .....	14
2.6	Single-Ended to Pseudo-Differential Input .....	15
<b>3</b>	<b>Passive Input Buffer Circuit.....</b>	<b>16</b>
3.1	Passive Input Buffer Configuration .....	16
<b>4</b>	<b>Additional Information.....</b>	<b>17</b>
4.1	Recommended Components .....	17
4.2	Buffered VMID Circuit .....	17
4.3	Unused Inputs.....	17
<b>5</b>	<b>Revision History.....</b>	<b>18</b>

## 1 Input Buffer Circuits – CS5304P/4S/8P/8S and CS53A04P/8P


This section describes differential and single-ended input-buffer/filter circuits for the CS5304P/4S/8P/8S and CS53A04P/8P high-performance ADC devices. Six options are described, as summarized in Table 1.

**Table 1 Input Buffer/Filter Circuits Summary**

Description	Op-Amps	Advantages	Disadvantages
Differential Input in Inverting Configuration	2 per input	Maximum dynamic range. Common mode rejection. Supports input higher than $2 V_{RMS}$	Inverting input stage.
Differential Input in Non-Inverting Configuration	2 per input	Maximum dynamic range. Common mode rejection.	$2 V_{RMS}$ maximum input. Higher noise. Requires buffered ADC_V MID.
Single-Ended to Differential Input with Parallel Op-Amps	2 per input	Maximum dynamic range.	$1 V_{RMS}$ maximum input. Requires buffered ADC_V MID.
Single-Ended to Differential Input with Inverter and Parallel Op-Amps	3 per input	Maximum dynamic range. Supports input higher than $1 V_{RMS}$ .	3 op-amps required per input. Signal-alignment mismatch INnP/N. Noise mismatch between INnP/N.
Single-Ended Input with Single Op-Amp	1 per input	1 op-amp per input. Maximum dynamic range. Supports input higher than $1 V_{RMS}$ .	Requires external VMID. Signal-alignment mismatch INnP/N. Noise mismatch between INnP/N.
Single-Ended to Pseudo-Differential Input	2 per input	Reduced noise. Supports input higher than $1 V_{RMS}$ .	Reduced dynamic range.

## 1.1 Differential Input in Inverting Configuration

Figure 1 shows a differential input-buffer configuration using dual op-amps in inverting configuration. This circuit supports maximum input of 8 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 2 V<sub>RMS</sub> at the ADC inputs. The attenuation of –12 dB reduces the noise floor at the output of the buffer/filter circuit.



**Figure 1 Differential Input in Inverting Configuration**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 2. For further information on these filters, see Section 5 of the device datasheet.

**Table 2 Input Buffer Filter Characteristics**


Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 1, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 8 V<sub>RMS</sub>, i.e., four times the maximum ADC input level.

## 1.2 Differential Input in Non-Inverting Configuration

Figure 2 shows a differential input-buffer configuration using dual op-amps in a non-inverting configuration. This circuit supports a maximum input of  $2 V_{RMS}$  with a unity signal gain.

Note that a buffered ADC\_V MID reference is required in this circuit.



**Figure 2 Differential Input in Non-Inverting Configuration**

The input components (1 μF capacitor and 100 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 3. For further information on these filters, see Section 5 of the device datasheet.


**Table 3 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF -3 dB cut-off frequency	$R = 100 \text{ k}\Omega$ , $C = 1 \text{ }\mu\text{F}$	1.59 Hz
LPF cut-off frequency	$R = 300 \text{ }\Omega$ , $10 \text{ }\Omega$ , $C = 680 \text{ pF}$ , $15 \text{ nF}$	640 kHz

### 1.3 Single-Ended to Differential Input with Parallel Op-Amps

Figure 3 shows a single-ended to differential input-buffer configuration using dual op-amps in parallel. This circuit supports a maximum input of 1  $V_{RMS}$ ; the signal gain of 6 dB results in a maximum input voltage of 2  $V_{RMS}$  at the ADC inputs.

Note that a buffered ADC\_V MID reference is required in this circuit.



**Figure 3 Single-Ended to Differential Input with Parallel Op-Amps**


The input components (e.g., 68  $\mu F$  capacitor and 510  $\Omega$  resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 4. For further information on these filters, see Section 5 of the device datasheet.

**Table 4 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF -3 dB cut-off frequency (INnP)	$R = 510 \Omega$ , $C = 68 \mu F$	4.59 Hz
HPF -3 dB cut-off frequency (INnN)	$R = 10 k\Omega$ , $C = 4.7 \mu F$	3.39 Hz
LPF cut-off frequency	$R = 510 \Omega$ , $10 \Omega$ , $C = 680 pF$ , $15 nF$	490 kHz

## 1.4 Single-Ended to Differential Input with Inverter and Parallel Op-Amps

Figure 4 shows a single-ended to differential input-buffer configuration using an inverting op-amp to produce the inverted input signal. This circuit supports maximum input of  $4 V_{RMS}$ ; the signal gain of  $-12$  dB results in a maximum input voltage of  $2 V_{RMS}$  at the ADC inputs.



**Figure 4 Single-Ended to Differential Input with Inverter and Parallel Op-Amps**

The input components ( $68 \mu F$  capacitor and  $1.2 k\Omega$  resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 5. For further information on these filters, see Section 5 of the device datasheet.


**Table 5 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF $-3$ dB cut-off frequency	$R = 1.2 k\Omega$ , $C = 68 \mu F$	1.95 Hz
LPF cut-off frequency	$R = 300 \Omega$ , $10 \Omega$ , $C = 680 pF$ , $15 nF$	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 4, the inverting op-amp creates an  $8 V_{RMS}$  differential signal from the  $4 V_{RMS}$  input. The resistor ratio of four ( $1.2 k\Omega / 300 \Omega$ ) supports a full-scale  $8 V_{RMS}$  differential signal, i.e., four times the maximum ADC input level.

## 1.5 Single-Ended Input with Single Op-Amp

Figure 5 shows a single-ended input-buffer configuration using a single op-amp. This circuit supports a maximum input of 4 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 1 V<sub>RMS</sub> at the INnP input.



**Figure 5 Single-Ended Input with Single Op-Amp**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 6. For further information on these filters, see Section 5 of the device datasheet.


**Table 6 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 5, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 4 V<sub>RMS</sub>, i.e., four times the maximum level at the INnP input.

## 1.6 Single-Ended to Pseudo-Differential Input

Figure 6 shows a single-ended to pseudo-differential input buffer configuration using dual op-amps in parallel. This circuit supports a maximum input of 4 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 1 V<sub>RMS</sub> at the INnP input. The pseudo-differential configuration reduces noise at the ADC input connection.



**Figure 6 Single-Ended to Pseudo-Differential Input**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 7. For further information on these filters, see Section 5 of the device datasheet.

**Table 7 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 6, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 4 V<sub>RMS</sub>, i.e., four times the maximum level at the INnP input.



## 2 Input Buffer Circuits – CS5302P


This section describes the differential and single-ended input-buffer/filter circuits for the CS5302P high-performance ADC device. Six options are described, as summarized in Table 8.

**Table 8 Input Buffer/Filter Circuits Summary**

Description	Op-Amps	Advantages	Disadvantages
Differential Input in Inverting Configuration	2 per input	Maximum dynamic range. Common mode rejection. Supports input higher than 2 V <sub>RMS</sub>	Inverting input stage.
Differential Input in Non-Inverting Configuration	2 per input	Maximum dynamic range. Common mode rejection.	2 V <sub>RMS</sub> maximum input. Higher noise. Requires buffered ADC_VMID.
Single-Ended to Differential Input with Parallel Op-Amps	2 per input	Maximum dynamic range.	1 V <sub>RMS</sub> maximum input. Requires buffered ADC_VMID.
Single-Ended to Differential Input with Inverter and Parallel Op-Amps	3 per input	Maximum dynamic range. Supports input higher than 1 V <sub>RMS</sub> .	3 op-amps required per input. Signal-alignment mismatch INnP/N. Noise mismatch between INnP/N.
Single-Ended Input with Single Op-Amp	1 per input	1 op-amp per input. Maximum dynamic range. Supports input higher than 1 V <sub>RMS</sub> .	Requires external VMID. Signal-alignment mismatch INnP/N. Noise mismatch between INnP/N.
Single-Ended to Psuedo-Differential Input	2 per input	Reduced noise. Supports input higher than 1 V <sub>RMS</sub> .	Reduced dynamic range.

## 2.1 Differential Input in Inverting Configuration

Figure 7 shows a differential input-buffer configuration using dual op-amps in inverting configuration. This circuit supports maximum input of 8 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 2 V<sub>RMS</sub> at the ADC inputs. The attenuation of –12 dB reduces the noise floor at the output of the buffer/filter circuit.



**Figure 7 Differential Input in Inverting Configuration**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 9. For further information on these filters, see Section 5 of the device datasheet.

**Table 9 Input Buffer Filter Characteristics**


Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 7, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 8 V<sub>RMS</sub>, i.e., four times the maximum ADC input level.

## 2.2 Differential Input in Non-Inverting Configuration

Figure 8 shows a differential input-buffer configuration using dual op-amps in a non-inverting configuration. This circuit supports a maximum input of  $2 V_{RMS}$  with a unity signal gain.

Note that a buffered ADC\_VMD reference is required in this circuit.



**Figure 8 Differential Input in Non-Inverting Configuration**

The input components (1 μF capacitor and 100 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 10. For further information on these filters, see Section 5 of the device datasheet.


**Table 10 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	$R = 100 \text{ k}\Omega$ , $C = 1 \text{ }\mu\text{F}$	1.59 Hz
LPF cut-off frequency	$R = 300 \text{ }\Omega$ , $10 \text{ }\Omega$ , $C = 680 \text{ pF}$ , $15 \text{ nF}$	640 kHz

## 2.3 Single-Ended to Differential Input with Parallel Op-Amps

Figure 9 shows a single-ended to differential input-buffer configuration using dual op-amps in parallel. This circuit supports a maximum input of 1  $V_{RMS}$ ; the signal gain of 6 dB results in a maximum input voltage of 2  $V_{RMS}$  at the ADC inputs.

Note that a buffered ADC\_V MID reference is required in this circuit.



**Figure 9 Single-Ended to Differential Input with Parallel Op-Amps**

The input components (e.g., 68  $\mu F$  capacitor and 510  $\Omega$  resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 11. For further information on these filters, see Section 5 of the device datasheet.


**Table 11 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency (INnP)	$R = 510 \Omega$ , $C = 68 \mu F$	4.59 Hz
HPF –3 dB cut-off frequency (INnN)	$R = 10 k\Omega$ , $C = 4.7 \mu F$	3.39 Hz
LPF cut-off frequency	$R = 510 \Omega$ , $10 \Omega$ , $C = 680 pF$ , $15 nF$	490 kHz



## 2.5 Single-Ended Input with a Single Op-Amp

Figure 11 shows a single-ended input-buffer configuration using a single op-amp. This circuit supports a maximum input of 4 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 1 V<sub>RMS</sub> at the INnP input.



**Figure 11 Single-Ended Input with Single Op-Amp**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 13. For further information on these filters, see Section 5 of the device datasheet.


**Table 13 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 11, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 4 V<sub>RMS</sub>, i.e., four times the maximum level at the INnP input.

## 2.6 Single-Ended to Pseudo-Differential Input

Figure 12 shows a single-ended to pseudo-differential input buffer configuration using dual op-amps in parallel. This circuit supports a maximum input of 4 V<sub>RMS</sub>; the signal gain of –12 dB results in a maximum input voltage of 1 V<sub>RMS</sub> at the INnP input. The pseudo-differential configuration reduces noise at the ADC input connection.



**Figure 12 Single Ended to Psuedo-Differential Input**

The input components (68 µF capacitor and 1.2 kΩ resistor) provide a first-order high-pass filter (HPF); the op-amp and associated components provide a second-order low-pass filter (LPF). The respective filter characteristics are shown in Table 14. For further information on these filters, see Section 5 of the device datasheet.

**Table 14 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 1.2 kΩ, C = 68 µF	1.95 Hz
LPF cut-off frequency	R = 300 Ω, 10 Ω, C = 680 pF, 15 nF	640 kHz

The maximum input level is configurable using the ratio of the input resistor and feedback resistor connected to the op-amp. In Figure 12, the ratio of four (1.2 kΩ / 300 Ω) supports a full-scale input of 4 V<sub>RMS</sub>, i.e., four times the maximum level at the INnP input.

### 3 Passive Input Buffer Circuit

This section describes the passive differential input-buffer/filter circuit for the CS530x high-performance ADC devices. The characteristics are summarized in Table 15.

**Table 15 Passive Input Buffer Summary**

Description	Op-Amps	Advantages	Disadvantages
Passive Input Buffer	—	Reduced component cost. Simple circuit.	THD+N degraded. Requires buffered ADC_V MID.


An active buffer/filter, such as described in Section 1 and Section 2, is recommended for typical applications. The active circuits provide enhanced filter characteristics and noise reduction through signal gain. If maximum ADC performance is not required, a passive buffer/filter can be used to reduce component costs.

Note that the THD+N performance is degraded by approximately 10 dB when using the passive buffer/filter.

#### 3.1 Passive Input Buffer Configuration

Figure 13 shows a passive input buffer configuration. This circuit supports a maximum input of 2 VRMS with a unity signal gain.

Note that a buffered ADC\_V MID reference is required in this circuit. (Alternatively, the 1.65 V reference can be provided using a 2 x 20 kΩ resistor string connected to the 3.3 V supply.)



**Figure 13 Passive Input Buffer Configuration**

The input components (68 μF capacitor and 10 kΩ resistor) provide a first-order high-pass filter (HPF); the respective cut-off frequency is shown in Table 16. For further information on this filter, see Section 5 of the device datasheet.

**Table 16 Input Buffer Filter Characteristics**

Parameter	Components	Frequency
HPF –3 dB cut-off frequency	R = 10 kΩ, C = 68 μF	0.23 Hz



## 4 Additional Information

### 4.1 Recommended Components

To achieve the specified performance characteristics, the choice of external components should observe the following recommendations:

- Capacitors should be stable dielectric types, such as C0G (NP0) or electrolytic.
- Resistors should be low value where possible, to minimize thermal noise.
- Low-noise op-amps should be used, such as Texas Instruments OPA1612 or OPA1656. The op-amps should meet the minimum performance requirements noted in Table 17.

**Table 17 Op-Amp Specification**


Parameter	Specification
Input noise	5 nV/√Hz
Unity gain bandwidth	15 MHz
Slew rate	5 V/μs
Total harmonic distortion + noise (THD+N)	–128 dB

### 4.2 Buffered VMID Circuit

In most cases, the VMID reference for the input buffer can be provided from the ADC\_VMID output on the CS530x. If the ADC\_VMID current for all the buffer circuits exceeds 10 μA, an external VMID buffer should be used.

For the use cases shown in Section 1.2, Section 1.3, Section 2.2, Section 2.3, and Section 3.1, a buffered ADC\_VMID must be provided.

The buffered VMID can be provided using the circuit shown in Figure 14.



**Figure 14 Buffered ADC\_VMID Circuit**

### 4.3 Unused Inputs

The recommended input buffer circuits provide a differential connection to the input pins INxP and INxN. If a single-ended input configuration is used, the unused input pin must be connected to a VMID reference – either a buffered VMID as shown in Figure 14, or else a resistor string as shown in Section 1.5 and Section 2.5.

If one or more input channel is not used (disabled), the respective input pins INxP and INxN should be floating.

## 5 Revision History

Revision History

Revision	Changes
R1 JUL 2025	<ul style="list-style-type: none"><li>Initial Release</li></ul>

### Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

### IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either “Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party’s products or services does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2025 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.