

AK5394A to CS5381 Conversion

by Kevin L Tretter

1. Introduction

The CS5381 is a complete analog-to-digital converter for digital audio systems. The CS5381 performs sampling, analog-to-digital conversion and anti-alias filtering, generating 24-bit values for both left and right channels.

The CS5381 offers some unique advantages over the AK5394A including:

- Over 70% REDUCTION in package size (TSSOP)
- 50% less power consumption
- Fewer external components required (See Section 2)
- Overflow detect
- Integrated level shifters
- Over 80% less group delay (48kHz output sample rate)

		A1//F004A	005004
		AK5394A	CS5381
Conversion (Bits)		24	24
Dynamic Range (A-weighted)	dB	123*	120
THD+N	dB	-110*	-110
Analog Core Power Supply (VA)	V	+5.0 V	+5.0 V
Digital Core Power Supply (VD)		+3.3 V to +5.0 V	+3.3 V to +5.0 V
Digital Interface Power Supply (VL)		N/A	+2.5 V to +5.0 V
Maximum Power	mW	870	348
Maximum Sample Rate	kHz	216	200
Package		28-pin SOP	24-pin SOIC/TSSOP


Table 1 shows a comparison of the key specifications of these two devices.

* Dynamic Range and THD+N specified with different input buffer topologies


Table 1. Comparison of Key Specifications



2. Typical Connection Diagrams











3. Pin Compatibility

Table 1 shows the pins of the AK5394A and the corresponding pins of the CS5381. Please note that the AK5394A has 28 pins, and the CS5381 has 24 pins.

AK5394A		CS5381		Description
Pin Number	Pin Name	Pin Number	Pin Name	
1, 28	VREFL+, VREFR+	24	FILT+	Positive reference voltage
2, 27	VREFL-, VREFR-	23	REFGND	Ground reference
3, 26	VCOML, VCOMR	22	VQ	Internal quiescent reference voltage
4	AINL+	16	AINL+	Differential Left Channel Input
5	AINL-	17	AINL-	Differential Left Channel Input
6	ZCAL	-	-	Zero Calibration Control
7	VD	6	VD	Digital power
8	DGND	7	GND	Ground reference
9	CAL	-	-	Calibration Active Signal
10	RST	1	RST	Reset
11	SMODE2	12	I2S/LJ	Digital Interface Format Select
12	SMODE1	2	M/S	Master/Slave Mode Select
13	LRCK	3	LRCK	Left right clock
14	SCLK	4	SCLK	Serial clock
15	SDATA	9	SDOUT	Serial data
16	FSYNC	-	-	Frame Synchronization Signal
17	MCLK	5	MCLK	Master clock
18	DFS0	13	MO	Mode selection
19	HPFE	11	HPF	High Pass Filter Enable
20	DFS1	14	M1	Mode selection
21	BGND	-	-	Substrate Ground
22	AGND	18	GND	Ground reference
23	VA	19	VA	Analog power
24	AINR-	20	AINR-	Differential Right Channel Input
25	AINR+	21	AINR+	Differential Right Channel Input
		8	VL	Logic Power
		10	MDIV	MCLK divider
		15	OVFL	Overflow

Table 2. Pin Compatibility Between AK5394A and CS5381

4. Offset Calibration

The CS5381, and AK5394A all have offset calibration capability. However, the calibration process varies slightly between the AK5394A and the CS5381.

4.1 CS5381

The CS5381 implements a high pass filter that can be controlled via the HPF pin (pin 11). The high pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. If the HPF pin is taken high during normal operation, the current value of the DC offset register is frozen and this DC offset will continue to be subtracted from the conversion result.

A system calibration can then be performed by first running the CS5381 with the high pass filter enabled $(\overline{HPF} = LOW)$ until the filter settles. At this point, disable the high pass filter ($\overline{HPF} = HI$), thereby freezing the stored DC offset.



4.2 AK5394A

The AK5394A will automatically initiate a calibration sequence following a reset. The CAL pin (pin 9) is an output that indicates when a calibration sequence is in progress. This calibration technique is very similar to that described above for the CS5381.

The AK5394A also has a ZCAL pin (pin 6) which allows the calibration input to be obtained from either the analog input pins or the VCOM pins. The high pass filter can be controlled via the HPFE pin (pin 19). In the AK5394A, the high pass filter is either continuously running or completely removed from the signal path.

5. Master/Slave Selection and Digital Interface Format

The CS5381 and AK5394A are pin compatible in terms of selecting Master/Slave operation and digitial interface format. The pins match up as noted in Table 2.

6. Speed Mode Selection

The AK5394A supports three speed modes, "normal", "double", and "quad" as determined by the DFS0 and DFS1 pins (pins 18 and 20 respectively). These pins are compatible with the M0 and M1 pins (pins 13 and 14) of the CS5381, as shown in Table 2.

7. System Clocking

The CS5381 is fully compatible with the clocking requirements of the AK5394A. However, there is a slight difference when operating in Master mode. When operating in "normal" mode, the AK5394A will generate an SCLK that is $128 \times F_s$. The CS5381 generates an SCLK that is $64 \times F_s$.

The CS5381 offers an integrated MCLK divider, which can be controlled via the MDIV pin (pin 10). This pin allows multiple external MCLK/LRCK ratios to be supported. In order to maintain complete compatibility between the AK5394A and the CS5381, connect the MDIV pin (pin 10) of the CS5381 to GND.

8. Input Buffer Topology

The analog input buffers shown in Figures 9 and 10 of the AK5394A datasheet (dated January, 2002) will also work for the CS5381. In this case, the "*Bias*" reference (in Figure 9) should be sourced from the VQ pin of the CS5381. However, these input buffers require a large input voltage level at the input to the buffer and attenuate the signal prior to the converter. This much signal swing is not always possible in a real system, and not necessary to achieve the full performance of the CS5381.

The following sections contain a description of a single-ended to differential input buffer (comparable to Figure 9 of the AK5394A datasheet) and a fully differential input buffer (comparable to Figure 10 of the AK5394A datasheet). These two buffer topologies are unity gain, and therefore do not rely on a large input voltage at the buffer input.

8.1 Single-Ended to Differential Input Buffer

Figure 3 shows a single-ended to differential analog input buffer. This buffer provides the proper biasing, isolation from the switched capacitor currents, low output impedance, and anti-alias filtering. The second op-amp stage is set up in an inverting configuration to produce the negative node of the differential input. In the input buffer shown below, the second stage has unity gain, and the single-ended input level will effectively be doubled when presented differentially to the converter. For example, a 2.8 Vpp single-ended input will provide a full-scale 5.6 Vpp differential input to the CS5381.






Figure 3. Single-Ended to Differential Input Buffer

8.2 Fully Differential Input Buffer

Figure 4 shows a fully differential analog input buffer. This buffer provides the proper biasing, isolation from the switched capacitor currents, low output impedance, and anti-alias filtering. This input buffer is unity gain, so a 5.6 Vpp differential input will provide a full-scale 5.6 Vpp differential input into the CS5381.




Figure 4. Fully Differential Input Buffer

9. Capacitor Size on Reference Voltage Pin(s)

The CS5381 and the AK5394A both require external capacitance on the internal reference voltage pin(s). On the CS5381, the internal reference voltage is output on FILT+ (pin 24). The AK5394A has four such pins, VREFL+, VREFL-, VREFR-, and VREFR+ (pins 1, 2, 27, and 28 respectively). Each of these pins require a large capacitor for noise decoupling. Please refer to Figure 12 of the AK5394A datasheet (dated January, 2002) for a plot of distortion versus frequency with various capacitor values on these reference pins.

For comparison, the same plot has been generated using the CS5381, as can be seen in Figure 5. Please note that the CS5381 requires ONE such capacitor, while the AK5394A requires FOUR such capacitors.




Figure 5. CS5381 THD+N vs. Frequency

A comparison between Figure 12 of the AK5394A datasheet and the above plot of the CS5381 reveals that the CS5381 has better low frequency distortion performance for a given capacitor value, and requires only one capacitor as opposed to the four that are required for the AK5394A.



Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SE-VERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, LIFE SUP-PORT PRODUCTS OR OTHER CRITICAL APPLICATIONS (INCLUDING MEDICAL DEVICES, AIRCRAFT SYSTEMS OR COMPONENTS AND PERSONAL SONAL OR AUTOMOTIVE SAFETY OR SECURITY DEVICES). INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, IN-CLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, IFS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.