Introduction
The Dunglass system (CDB-PROAUDIO) is the hardware platform for evaluating Cirrus Logic high-performance ADC, DAC and codec devices. It provides audio inputs and outputs to Cirrus Logic devices and allows configuration and programming for a variety of possible use cases.

The Dunglass system enables streaming of 8-channel USB audio using the Jura module. It also supports SPDIF input/output (optical and electrical), as well as external audio serial port connections.

This document describes the features and usage of the Dunglass system in detail.
Table of Contents

1 Hardware Connections .................................................................................................................. 3
  1.1 USB & Power Connection ......................................................................................................... 3
  1.1.1 JURA Module ...................................................................................................................... 4
  1.1.2 Dunglass Boot Procedure with Jura Module ......................................................................... 4
1.2 Power Options .................................................................................................................................. 5
  1.2.1 External VDD_A (+3.3V) Supply ......................................................................................... 5
  1.2.2 External VDD_IO (+1.8V to 3.3V) supply ........................................................................... 6
  1.2.3 +5V Supply Source .............................................................................................................. 7
  1.2.4 External +15V & -15V Supply ......................................................................................... 8
1.3 Daughter Cards .................................................................................................................................. 9
1.4 Buttons/Switches ........................................................................................................................... 10
1.5 LED Indicators ................................................................................................................................ 10
1.6 Header Connections ...................................................................................................................... 11
  1.6.1 I2C/SPI (Aardvark) .............................................................................................................. 11
  1.6.2 External ASP (Audio Serial Port) ....................................................................................... 11
1.7 Jumper Links ................................................................................................................................... 12
  1.7.1 Power Supply Jumper Links ............................................................................................... 13
  1.7.2 Signal Routing Jumper Links ............................................................................................. 14
2 Hardware Mode Control ................................................................................................................... 15
3 I2C/SPI Software Control ................................................................................................................ 16
  3.1 How to Set the Control Interface on the daughter card ............................................................. 16
  3.2 How to Configure the Source of the SPI Interface .................................................................... 16
4 Driver Installation and SoundClear Studio Support ........................................................................ 17
  4.1 SoundClear Studio .................................................................................................................... 17
    4.1.1 Download SoundClear Studio Software ............................................................................. 17
    4.2 SoundClear Studio Quick Start Guide .................................................................................... 18
    4.2.1 Installing Packages ........................................................................................................... 18
    4.2.2 SoundClear Studio User Guide ......................................................................................... 18
    4.2.3 Creating a Virtual System ............................................................................................... 19
    4.2.4 Adding an Existing System ............................................................................................. 20
    4.2.5 Executing SoundClear Studio Scripts .............................................................................. 21
5 Digital Audio ...................................................................................................................................... 22
  5.1 Routing the Digital Audio Signals .............................................................................................. 22
  5.2 SPDIF ........................................................................................................................................... 23
6 Jura module - USB Audio Streaming ................................................................................................. 23
  6.1 CLUSBAudio Control Panel ....................................................................................................... 23
  6.2 Using Jura module with Windows WDM .................................................................................. 25
  6.3 Using Jura module with ASIO ................................................................................................... 25
  6.4 I2S Format on Jura Module ....................................................................................................... 26
  6.5 Jura module USB Audio BCLK Rates ....................................................................................... 26
7 Notices ................................................................................................................................................ 26
8 Revision History ............................................................................................................................... 26
1 Hardware Connections

1.1 USB & Power Connection

Dunglass is powered using a 5V external power supply and is controlled via a single USB connection. The Jura module supports the following functions via the USB connection:

- I2C/SPI communications to control device and board.
- Multichannel USB streaming audio (USB class 2).

The board is provided with a USB-A to USB-C cable and a 5V wall supply.

A Total Phase Aardvark™ connector can be used for I2C/SPI communication. See Section 1.6.1 – I2C/SPI (Aardvark).
1.1.1 JURA Module

The Jura module supports I2C/SPI communication to control the Dunglass system and daughter card; it also enables multichannel USB streaming audio (USB audio Class 2).

The Jura module is connected to the Dunglass board as shown below:

![Figure 3: How to Connect JURA Module to Dunglass System](image)

1.1.2 Dunglass Boot Procedure with Jura Module

The USB-C cable must be connected between the Dunglass system and the PC/Mac prior to powering up the board.

The boot time of the Dunglass system varies depending on the version of firmware on the Jura Module, but is typically in the range of 2 to 5 seconds after applying power to the board.
1.2 Power Options

The Dunglass system generates all the required supplies for Cirrus Logic ADC, DAC and codec daughter cards from the 5V supply rail. Alternatively, the +5V, VDD_A, VDD_IO, VDD_BP and VDD_BN power domains can be provided from individual external supplies via 4mm banana plugs.

Caution:
When connecting external power supplies, ensure that the supplies are disabled before connecting to the appropriate connector. Once all supplies are connected, enable VDD_A before all other supplies.

1.2.1 External VDD_A (+3.3V) Supply

To provide an external supply for VDD_A, connect a +3.3V power supply between J28 (VDD_A) and J25 (GND) and move VDD_A SEL (J26) Link to EXT.

Figure 4: How to Connect External VDD_A Supply
1.2.2 External VDD_IO (+1.8V to 3.3V) supply

To provide an external supply for VDD_IO (+1.8V to +3.3V), connect a power supply in the range of +1.8V to +3.3V between J27 (VDD_IO) and J22 (GND) and move VDD_IO SEL (S3) Slider Switch to EXT VDD_IO.

Figure 5: How to Connect External VDD_IO Supply
1.2.3 +5V Supply Source

The +5V supply can be provided through the PWR_JACK (J5) or else through 4mm banana plugs (J3 & J4). To select the 4mm plug source, connect a power supply between J3 (+5V) and J4 (GND) and move EXT_5V_SEL (J11) Link to +5V.

Figure 6: How to Connect External +5V Supply
1.2.4 External +15V & -15V Supply

The +15V and -15V supplies are used to power the input/output buffer filters circuits BP & BN for the ADC, DAC and codec daughter cards.

To provide an external supply for +15V & -15V, connect a +15V supply to J16 (+15V), connect a -15V supply to J24 (-15V) and connect the supply ground to J22 (GND). Move VDD_BP SEL (J17) link to EXT_+15V and move VDD_BN SEL (J23) link to EXT_-15V.

Figure 7: How to Connect External +15V & -15V Supplies
1.3 Daughter Cards

The Dunglass system works with interchangeable daughter cards to allow for a variety of ADC, DAC and codec devices.

**Caution:**

Daughter cards should not be inserted or removed while the Dunglass system is powered. Fully disconnect or power down external power supply before changing daughter cards.

The daughter cards are connected to the Dunglass board as shown below:

The DC5308P is a 4-header daughter card and should be plugged onto DCJ1, DCJ2, DCJ3 and DCJ4. The daughter card connectors are keyed and only plug in one way. There is also an alignment dot on each board to help with placement.
1.4 Buttons/Switches

Push buttons on the Dunglass system are related to power and reset functionality.

<table>
<thead>
<tr>
<th>Refdes</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>JURA RST</td>
<td>Resets the Jura module to default state</td>
</tr>
<tr>
<td>S2</td>
<td>SPDIF RESET</td>
<td>Resets the SPDIF Transceiver to a default state</td>
</tr>
<tr>
<td>S3</td>
<td>DUT RESET</td>
<td>Resets all the devices on the daughter cards to a default state.</td>
</tr>
</tbody>
</table>

1.5 LED Indicators

Status LEDs on the Dunglass system indicate the current state of operation.

<table>
<thead>
<tr>
<th>Refdes</th>
<th>Color</th>
<th>Name</th>
<th>Normally Lit?</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LED1</td>
<td>Green</td>
<td>3.3V</td>
<td>Yes</td>
<td>Indicates the on-board 3.3V supply is enabled</td>
</tr>
<tr>
<td>LED2</td>
<td>Green</td>
<td>VDD_5V</td>
<td>Yes</td>
<td>Indicates there is +5V supply on the board</td>
</tr>
<tr>
<td>LED3</td>
<td>Green</td>
<td>1.8V</td>
<td>Yes</td>
<td>Indicates the on-board 1.8V supply is enabled</td>
</tr>
<tr>
<td>LED4</td>
<td>Red</td>
<td>S/PDIF RECEIVE ERROR</td>
<td>No</td>
<td>Set to red when there is an error receiving S/PDIF signals</td>
</tr>
<tr>
<td>LED5</td>
<td>Green</td>
<td>+3.3V IO</td>
<td>N/A</td>
<td>Indicates VDD_IO source has been set to the on-board 3.3V supply</td>
</tr>
<tr>
<td>LED6</td>
<td>Green</td>
<td>JURA OK</td>
<td>Yes</td>
<td>Indicates the Jura module has booted correctly</td>
</tr>
<tr>
<td>LED7</td>
<td>Yellow</td>
<td>JURA STS</td>
<td>No</td>
<td>Indicates the status of the Jura Module. This is illuminated during boot up</td>
</tr>
<tr>
<td>LED8</td>
<td>Green</td>
<td>+1.8V IO</td>
<td>N/A</td>
<td>Indicates VDD_IO source has been set to the on-board 1.8V supply</td>
</tr>
<tr>
<td>LED9</td>
<td>Green</td>
<td>EXT IO</td>
<td>N/A</td>
<td>Indicates VDD_IO source has been set to External VDD_IO connection</td>
</tr>
<tr>
<td>LED10</td>
<td>RED</td>
<td>RESET</td>
<td>No</td>
<td>Set to red when the daughter card is in reset</td>
</tr>
</tbody>
</table>
1.6 Header Connections

Headers on the Dunglass board allow for connections to other systems.

1.6.1 I2C/SPI (Aardvark)

Header J2 (I2C/SPI) enables connection to Total Phase Aardvark™ systems for legacy compatibility and customer driver development. Note that the I2C/SPI communications for most use cases are now expected to go through the Jura module using a standard USB link that also provides USB audio streaming capability.

The Aardvark I2C/SPI signal levels must be 3.3V; on-board level shifters are provided to convert these signal levels to the VDD_IO voltage domain.

1.6.2 External ASP (Audio Serial Port)

The EXT ASP header supports connection to Audio Precision testing equipment through the PSIA (Programmable Serial Interface Adapter) hardware. This is an I2S-based digital audio interface with 3.3V signal levels.

The silkscreen markings on the Dunglass system identify the pin functions. Note the DIN and DOUT directions are referenced to the daughter card device, i.e., the pin marked "DOUT" is an output from the device on the daughter card.
1.7 Jumper Links

Jumper links are provided on the Dunglass board; these are related to signal routing and power supply rails.

Figure 11: Dunglass Jumper Links
1.7.1 Power Supply Jumper Links

The power-supply jumper links allow isolation of supply rails from the daughter card, or selection of a power supply.

<table>
<thead>
<tr>
<th>Header Name</th>
<th>Description</th>
<th>Default Link Position</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_5V SEL (J10)</td>
<td>Main board +5V source</td>
<td>EXT_5V</td>
<td></td>
</tr>
<tr>
<td>EXT_5V SEL (J11)</td>
<td>External +5V source</td>
<td>PWR_JACK</td>
<td>Selects the source for the external +5V supply.</td>
</tr>
<tr>
<td>BST_EN (J20)</td>
<td>Enable for onboard +15V &amp; -15V boost/invertor convertor</td>
<td>ON</td>
<td>The boost should only be disabled if an external +15V and -15V is supplied Via J16 &amp; J24.</td>
</tr>
<tr>
<td>VDD_BP SEL (J17)</td>
<td>Positive buffer/filter supply source</td>
<td>+15V</td>
<td>Selects the source for the positive buffer/filter supply</td>
</tr>
<tr>
<td>VDD_BN SEL (J23)</td>
<td>Negative buffer/filter supply source</td>
<td>-15V</td>
<td>Selects the source for the negative buffer/filter supply</td>
</tr>
<tr>
<td>VDD_A SEL (J26)</td>
<td>Analog (VDD_A) supply source</td>
<td>+3.3V</td>
<td>+3.3V is the on-board 3.3V supply</td>
</tr>
<tr>
<td>VDD_A (J34)</td>
<td>VDD_A supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_A supply to daughter card.</td>
</tr>
<tr>
<td>VDD_5V (J35)</td>
<td>VDD_5V supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_5V supply to daughter card.</td>
</tr>
<tr>
<td>VDD_BP (J36)</td>
<td>VDD_BP supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_BP supply to daughter card.</td>
</tr>
<tr>
<td>VDD_BN (J37)</td>
<td>VDD_BN supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_BN supply to daughter card.</td>
</tr>
<tr>
<td>VDD_IO_AUX (J48)</td>
<td>VDD_IO_AUX supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_IO_AUX supply to daughter card.</td>
</tr>
<tr>
<td>VDD_IO (J49)</td>
<td>VDD_IO supply isolation for daughter card</td>
<td>ON</td>
<td>Can be used to isolate or measure current of VDD_IO supply to daughter card.</td>
</tr>
</tbody>
</table>
### 1.7.2 Signal Routing Jumper Links

The signal-routing links configure where the audio serial port and control interfaces are connected to.

#### Table 4: Signal Routing Jumper Links

<table>
<thead>
<tr>
<th>Header Name</th>
<th>Description</th>
<th>Default Link Position</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCLK_SRC (J12)</td>
<td>24.576MHz CMOS oscillator selector</td>
<td>OFF</td>
<td>The 24.576MHz oscillator is available to support SPdif and EXT ASP connections.</td>
</tr>
<tr>
<td>S/PDIF IN SEL (J8)</td>
<td>S/PDIF input source (electrical or optical)</td>
<td>Electrical (1-2)</td>
<td></td>
</tr>
<tr>
<td>S/PDIF OUT SEL (J9)</td>
<td>S/PDIF output source (electrical or optical)</td>
<td>Electrical (1-2)</td>
<td></td>
</tr>
<tr>
<td>SPDIFF ASP (J14)</td>
<td>SPDIF MCLK, BCLK &amp; FSYNC isolation</td>
<td>ON (1-2)</td>
<td>These headers must be populated when using the SPDIF transceiver</td>
</tr>
<tr>
<td>SPDIFF IN (J15)</td>
<td>SPDIF IN isolation to EXT_ASP header</td>
<td>DIN1 (1-2): ON DIN2 (3-4): OFF DIN3 (5-6): OFF DIN4 (7-8): OFF At least one of these headers must be populated when using the SPDIF receive</td>
<td></td>
</tr>
<tr>
<td>SPDIFF OUT (J19)</td>
<td>SPDIF OUT isolation to EXT_ASP header</td>
<td>DOUT1 (1-2): ON DOUT2 (3-4): OFF DOUT3 (5-6): OFF DOUT4 (7-8): OFF A maximum of one of these headers must be populated when using the SPDIF transmit</td>
<td></td>
</tr>
<tr>
<td>ASP (J21)</td>
<td>SPDIF transceiver ASP mode</td>
<td>SEC (2-3)</td>
<td></td>
</tr>
<tr>
<td>SPI_SRC (J18)</td>
<td>SPI transceiver control mode (software or hardware mode)</td>
<td>SW (1-2, 4-5, 7-8)</td>
<td></td>
</tr>
<tr>
<td>JURA_RST</td>
<td>JURA connection to DUT RESET line</td>
<td>ON (1-2)</td>
<td></td>
</tr>
<tr>
<td>SPI_SRC (J18)</td>
<td>Source for SPI Interface (JURA or EXT(J2))</td>
<td>JURA (2-3, 5-6, 8-9, 11-12) EXT = SPI interface connected to I2C/SPI (Aardvark) Header (J2). JURA = SPI interface connected to Jura SPI interface</td>
<td></td>
</tr>
<tr>
<td>CIFMODE</td>
<td>Configures which control interface the devices on the daughter cards use. (SPI or I2C)</td>
<td>SPI (1-2)</td>
<td>SPI = Daughter card control interface is SPI I2C = Daughter card control interface is I2C</td>
</tr>
<tr>
<td>MCLK_SEL (J12)</td>
<td>Selects the direction of the external MCLK signal (IN or OUT)</td>
<td>IN (3-5, 4-6)</td>
<td>IN = EXT ASP Headers to daughter card OUT=Daughter card to EXT ASP Headers</td>
</tr>
<tr>
<td>BCLK_SEL (J12)</td>
<td>Selects the direction of the external BCLK signal (IN or OUT)</td>
<td>IN (3-5, 4-6)</td>
<td>IN = EXT ASP Headers to daughter card OUT=Daughter card to EXT ASP Headers</td>
</tr>
<tr>
<td>FS_SEL (J12)</td>
<td>Selects the direction of the external FSYNC signal (IN or OUT)</td>
<td>IN (3-5, 4-6)</td>
<td>IN = EXT ASP Headers to daughter card OUT=Daughter card to EXT ASP Headers</td>
</tr>
<tr>
<td>ASP_SRC1 (J12)</td>
<td>Selects the ASP connection (EXT or JURA)</td>
<td>JURA (2-3, 5-6, 8-9, 11-12) EXT = EXT ASP connected to daughter card ASP JURA = JURA connected to daughter card ASP</td>
<td></td>
</tr>
<tr>
<td>ASP_SRC2 (J12)</td>
<td>Selects the ASP connection (EXT or JURA)</td>
<td>JURA (2-3, 5-6, 8-9, 11-12) EXT = EXT ASP connected to daughter card ASP JURA = JURA connected to daughter card ASP</td>
<td></td>
</tr>
<tr>
<td>ASP_SRC3 (J12)</td>
<td>Selects the ASP connection (EXT or JURA)</td>
<td>JURA (2-3, 5-6, 8-9, 11-12) EXT = EXT ASP connected to daughter card ASP JURA = JURA connected to daughter card ASP</td>
<td></td>
</tr>
<tr>
<td>CONFIG1 (J50)</td>
<td>CONFIG1 signal isolation for daughter card</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>CONFIG2 (J51)</td>
<td>CONFIG2 signal isolation for daughter card</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>CONFIG3 (J52)</td>
<td>CONFIG3 signal isolation for daughter card</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>CONFIG4 (J53)</td>
<td>CONFIG4 signal isolation for daughter card</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td>CONFIG5 (J54)</td>
<td>CONFIG5 signal isolation for daughter card</td>
<td>ON</td>
<td></td>
</tr>
</tbody>
</table>
2 Hardware Mode Control

The Dunglass system supports the hardware control modes for Cirrus Logic high-performance ADC, DAC and codec devices. These are supported via the rotary switches on the Dunglass system.

![Figure 12: Dunglass Rotary Switches for Hardware Control Mode](image)

The board silkscreen indicates the position of each switch. Each switch position enables a pull resistor on the respective CONFIG pin to VDD_A or ground. See Table below:

![Figure 13: Rotary Switch](image)

<table>
<thead>
<tr>
<th>Switch Position</th>
<th>Config Pin Configuration</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1</td>
<td>Pull-up to VDD_A</td>
<td>0 Ω</td>
</tr>
<tr>
<td>P2</td>
<td></td>
<td>4.7 kΩ</td>
</tr>
<tr>
<td>P3</td>
<td></td>
<td>22 kΩ</td>
</tr>
<tr>
<td>P4</td>
<td></td>
<td>100 kΩ</td>
</tr>
<tr>
<td>P5</td>
<td>Pull-Down to GND</td>
<td>100 kΩ</td>
</tr>
<tr>
<td>P6</td>
<td></td>
<td>22 kΩ</td>
</tr>
<tr>
<td>P7</td>
<td></td>
<td>4.7 kΩ</td>
</tr>
<tr>
<td>P8</td>
<td></td>
<td>0 Ω</td>
</tr>
<tr>
<td>P9</td>
<td>No Connection</td>
<td></td>
</tr>
</tbody>
</table>

Table 5: Dunglass Rotary Switch Positions
3 I2C/SPI Software Control

Software control of the Dunglass system and the connected daughter card is supported via the Jura module and the I2C/SPI (Aardvark) header (J2). The system supports I2C and SPI control modes.

3.1 Selecting Control Interface Mode

The control mode used for the daughter card is configured using the CIFMODE (J31) header.

- SPI = Daughter card control interface is SPI
- I2C = Daughter card control interface is I2C

<table>
<thead>
<tr>
<th>Table 6: Control Interface Mode Selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select SPI Control Interface for Daughter Card</td>
</tr>
</tbody>
</table>

The I2C control interface is supported simultaneously on the Jura module and Aardvark header. If the SPI interface mode is selected, the controller must be selected as described in Section 3.2.

3.2 Configuring the SPI Interface Controller

The SPI control interface can be provided by the Jura module or by the I2C/SPI (Aardvark) header (J2). The source of the SPI interface is configured using the SPI_SRC header.

- JURA = SPI interface connected to Jura SPI interface
- EXT = SPI interface connected to I2C/SPI (Aardvark) header (J2)

<table>
<thead>
<tr>
<th>Table 7: SPI Control Interface Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Jura Module as SPI Interface Source</td>
</tr>
</tbody>
</table>
4 Driver Installation and SoundClear Studio Support

4.1 SoundClear Studio

SoundClear Studio (SCS) is a PC/Mac-based tool used to configure Cirrus Logic devices. The tools suite provides support for evaluation and development and can be used with Dunglass system and associated daughter cards.

Figure 14: SoundClear Studio

4.1.1 Download SoundClear Studio Software

By downloading software from the Cirrus Logic website, you agree to the terms of our license agreement. Please read it before downloading.

- The latest release of SoundClear Studio is available on the Cirrus Logic website from the product pages of supported devices such as CS5308P: [https://cirrus.com/products/cs5308p/](https://cirrus.com/products/cs5308p/)
4.2 SoundClear Studio Quick Start Guide

4.2.1 Installing Packages

Each daughter card has its own individual SoundClear Studio package that must be installed separately from the main SoundClear Studio Software. These are installed from the main menu using "File → Install Package...". Multiple packages can be installed together by selecting more than one using the file dialog.

![Figure 15: SoundClear Studio – Installing Board Packages](image)

4.2.2 SoundClear Studio User Guide

The SoundClear Studio User Guide can be accessed from the main menu using "Help → Open Help Contents..."

![Figure 16: SoundClear Studio – User Guide](image)
4.2.3 Creating a Virtual System

A virtual (non-hardware) version of the system can be created using “Systems → Add Virtual System...”

Figure 17: SoundClear Studio – Creating a Virtual System

This opens a dialog to select an installed system (shown here is the DC5308P-ADC):

Figure 18: SoundClear Studio – Adding a Virtual System

Once created, a virtual system enables the user to interact with virtual versions of the device register map and helper panels.
4.2.4 Adding an Existing System

SoundClear Studio automatically detects board hardware such as the Jura module and Cirrus Logic devices. In the event of devices not being detected automatically, a device can be added manually. Right click on the system and select “Add Device…”

![Figure 19: SoundClear Studio – Adding an Existing System](image)

Then select the device from those installed, along with the protocol and address of the part (this can be edited again by right clicking on the device and selected “Edit Device…”):

![Figure 20: SoundClear Studio – Adding an Existing System](image)
4.2.5 Executing SoundClear Studio Scripts

SoundClear Studio provides the ability to interact with the device register map using Python scripts. These scripts can sequence register operations to configure the device for desired states, which can then be executed from SoundClear Studio using “File→Execute Script...”

The daughter card SoundClear Studio package installs a set of scripts to configure the device for common use cases. These are available at:

- Windows: C:\ProgramData\Cirrus Logic\SCS_1.7\scripts
- Mac: /Users/Shared/Cirrus Logic/SCS_1.7/scripts
5 Digital Audio

This section describes the digital audio inputs and outputs on the Dunglass system, and how to configure the routing. The digital audio signals to/from the daughter card can be connected to the Jura module or to the EXT ASP header/SPDIF.

5.1 Routing the Digital Audio Signals

The digital audio paths to/from the daughter card can be routed to the Jura module, or else to the EXT ASP header and S/PDIF transceiver. The routing is configured using the ASP_SRC1, ASP_SRC2 & ASP_SRC3 headers.

- JURA = Digital audio signals routed to Jura module.
- EXT = Digital audio signals routed to EXT ASP header/SPDIF.

The ASP_SRC1, ASP_SRC2 & ASP_SRC3 headers are configured as shown in Table 8.

<table>
<thead>
<tr>
<th>Table 8: Digital Audio Routing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Digital Audio Routing to Jura Module</td>
</tr>
</tbody>
</table>

The Jura module always operates in Primary Mode – the MCLK, BCLK and FSYNC are generated by the Jura module, as inputs to the daughter card.

If the digital audio is routed to the EXT ASP header and S/PDIF transceiver, the direction of the MCLK, BCLK, and FSYNC signals must be configured using the MCLK_SEL, BCLK_SEL & FS_SEL headers:

- The MCLK_SEL sets the direction of the MCLK signal to/from the daughter card; IN configures the EXT_ASP header/SPDIF as the MCLK input to the daughter card; OUT configures the daughter card as the MCLK source.

- The BCLK_SEL and FS_SEL links select the direction of the BCLK and FSYNC signals to/from the daughter card.

See Section 1.6.2 for details of the EXT ASP header. Note that the EXT ASP header and S/PDIF transceiver use 3.3V logic levels; a level shifter is incorporated to interface with the configured VDD_IO domain.
5.2 SPDIF

The Dunglass system supports S/PDIF input/output via optical and electrical connectors. The Dunglass system uses the WM8804 S/PDIF transceiver chip at sample rates up to 96kHz (optical) or up to 192kHz (electrical).

The board configuration for S/PDIF input/output differs depending on which daughter card is connected. Refer to the daughter card documentation to configure the Dunglass system for S/PDIF input/output.

6 Jura module - USB Audio Streaming

The Jura module board presents itself as a USB audio device (Class 2) to the host PC to transfer audio data.

**Do not reset or power down when streaming USB Audio.**

If the Jura module board is streaming USB Audio when it is reset, the Windows audio drivers will stall. This is a common issue with Windows audio drivers when using external USB sound cards. When the Jura module is reconnected to the system, it may then fail to connect to SoundClear Studio due to audio driver issues. In this case it is recommended to restart SoundClear Studio and the application streaming audio. If a failed attempt at connecting to SoundClear Studio has already occurred, the Dunglass+Jura system may need to be powered down and powered back up again along with restarting the software in order to re-establish communications with the system.

6.1 CLUSBAudio Control Panel

The CLUSBAudio Control Panel on Windows is for the Jura module USB audio streaming system. A link to the panel can be found in the Cirrus Logic folder in the Start Menu:

![CUSBAudio Control Panel]

The main **Status** tab of the CLUSBAudio Control Panel indicates the current sample rate of the Jura module. This is determined by either the Windows drivers setting (for DirectSound) or the audio software (for ASIO or WASAPI).

![CUSBAudio Control Panel – Status Tab]
The **Format** tab can be used to specify the audio format.

![Figure 24: CLUSBAudio Control Panel – Format Tab](image)

For all use cases, the recommended setting is “8 channels, 24 bits”.

The format of the input channels should match that of the output channels. Note that the input and output format selection made here applies to the audio streaming device regardless of the audio drivers used (ASIO, WASAPI, DirectSound) so it is important to make sure this selection is correct.

The **Buffer Settings** tab settings can be modified to provide a larger or smaller USB buffer, but be aware that some applications (e.g. Adobe Audition) may have problems with particular combinations of sample rate and buffer size. The “safe mode” setting provides extra tolerance for ASIO audio applications if they are not able to keep up with the audio demand at the expense of a slightly increased latency. It is recommended to keep this option enabled.

![Figure 25: CLUSBAudio Control Panel – Buffer Settings Tab](image)
6.2 Using Jura module with Windows WDM

Jura module can act and function as a normal stereo USB audio device on a Windows system using Windows WDM drivers. Although Windows Vista introduced native support for WASAPI, WDM is still the default audio driver for all Windows OS versions.

Stereo audio from standard Windows applications (Media Player, iTunes®, Spotify®, web browsers) can be routed through the Jura module by simply selecting it as the default audio device on the system within the control panel.

![Figure 26: Windows WDM](image)

The WDM driver has some limitations. The driver only supports two channels, and all audio is resampled by Windows to the sample rate set within the advanced panels of the “Recording Properties” display (accessed by right-clicking on “Line IN 1-8/ Jura USB Audio” in the window shown above). The input channels operate at the rate set within the advanced panel of the “Line Properties” display.

The playback and record sample rates must be set to the same value. It is also important to ensure that the format for the recording device matches the configuration of the CLUSBAudio panel in terms of number of channels and bit depth.

6.3 Using Jura module with ASIO

ASIO drivers for Windows are installed as part of the Jura module SoundClear Studio package.

Using ASIO allows up to eight channels (full duplex) to be transferred to/from the Jura module board and provides higher bandwidth, lower latency, less jitter and un-mixed/un-distorted audio that bypasses the Windows kernel mixer. However, this requires specialist audio software such as Adobe Audition to interface with the ASIO drivers.
6.4 I2S Format on Jura Module

Regardless of which audio driver type is used, the onboard USB audio streamer device converts the eight channels of audio data from the PC into four data streams, each in 2-channel I2S format.

The output format from the USB streaming peripheral uses a two-channel I2S format, regardless of the number of active channels transmitted or received from the PC. The USB streamer always drives the BCLK and LRCLK signals (Primary Mode), as the sample rate is dictated by the CLUSBAudio driver. When the USB streaming audio is routed to a Cirrus Logic smart codec ASP peripheral, the ASP port of the Cirrus Logic device should be configured in Secondary Mode and should expect data in this format.

6.5 Jura module USB Audio BCLK Rates

The USB audio streaming peripheral always generates the MCLK, BCLK and LRCLK signals on the I2S bus, and the sample rate is dictated by the PC side through the audio drivers. This means that the BCLK generated by the USB audio streamer is determined by the sample rate settings on the PC.

<table>
<thead>
<tr>
<th>Sample rate (kHz)</th>
<th>BCLK Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>44.1</td>
<td>2.8224</td>
</tr>
<tr>
<td>48.0</td>
<td>3.072</td>
</tr>
<tr>
<td>88.2</td>
<td>5.6448</td>
</tr>
<tr>
<td>96.0</td>
<td>6.144</td>
</tr>
<tr>
<td>176.4</td>
<td>11.2896</td>
</tr>
<tr>
<td>192.0</td>
<td>12.288</td>
</tr>
</tbody>
</table>

7 Notices

Jura firmware development utilizes components under the following licenses:


8 Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>Initial version.</td>
</tr>
<tr>
<td>May 2023</td>
<td></td>
</tr>
</tbody>
</table>
Contacting Cirrus Logic Support
For all product questions and inquiries, contact a Cirrus Logic Sales Representative.
To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either “Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party’s products or services does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2023 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.