

Fractional-N Clock Synthesizer and Multiplier


Features

- Clock frequency synthesizer incorporating delta-sigma fractional-N analog PLL
 - Generates low-jitter 6–75 MHz clock (CLK_OUT) from 8–75 MHz timing reference (REF_CLK_IN)
- Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL
 - Generates low-jitter 6–75 MHz clock (CLK_OUT), synchronized to a 50 Hz–30 MHz low-quality or intermittent frequency reference (CLK_IN)
- Flexible timing reference source
 - External clock, external crystal, or built-in oscillator
- High resolution PLL ratio (1 PPM)
- 40 ps_{RMS} period jitter (external timing reference), 35 ps_{RMS} period jitter (oscillator reference)
- Glitchless clock output generated from intermittent input
- BCLK and FSYNC outputs (derived from CLK_OUT) for digital audio applications
 - Phase alignment with CLK_IN frequency reference

- Automatic rate control (ARC) for digital audio applications
 - Seamless transitions through changes in CLK_IN frequency reference
- Customer-programmable startup configuration, using integrated one-time programmable (OTP) memory
- Hardware and software control modes
 - I²C/SPI control port
 - Hardware control with no host processor required
- Configurable auxiliary clock/status output
- Minimal board space required
 - No external analog loop-filter components
- Single-supply operation at 1.8 V or 3.3 V

Applications

- Automotive audio systems
- Digital audio systems
- Network and USB audio interfaces
- IoT sensor and transducer systems
- Embedded systems



General Description

The CS2600 is a system-clocking device incorporating a programmable phase-locked loop (PLL). The hybrid analog/digital PLL architecture comprises a delta-sigma fractional-N analog PLL and a digital frequency-locked loop (FLL). The CS2600 enables frequency synthesis and clock generation from a stable timing reference clock. The device can generate low-jitter clocks from a noisy clock reference at frequencies as low as 50 Hz. An internal oscillator can provide the timing reference clock, enabling a reduction in external component requirements. The CS2600 can be configured using a control interface supporting I²C and SPI modes of operation. The device can also be configured in Hardware Control Mode using pull-up/pull-down resistors, reducing system software overhead.

The CS2600 supports BCLK and FSYNC outputs, derived from the PLL output signal. All of the clock outputs can be phase-aligned with the clock input source. The automatic rate control (ARC) function detects the clock input frequency and configures the PLL ratio for the required output. The ARC supports seamless transitions through changes in the reference frequency; the BCLK and FSYNC outputs are automatically adjusted to maintain the applicable ratios.

The CS2600 provides a built-in OTP memory to configure the default operating settings, loaded at boot-up. The OTP memory is optimized and managed to support multiple programming cycles.

The CS2600 can be powered from a single 1.8 V or 3.3 V supply. The device combines high performance with low power consumption.

The CS2600 is available in commercial-grade 16-pin QFN package for operation from –40°C to +85°C. The device is also available in the AEC-Q100-qualified grade-2 package for operation from –40°C to +105°C.

Table of Contents

| | |
|---|----------|
| 1 Pin Assignments and Descriptions | 3 |
| 1.1 QFN Pin Assignments (Top View, Through Package) | 3 |
| 1.2 Pin Descriptions | 3 |
| 1.3 Electrostatic Discharge (ESD) Protection Circuitry | 4 |
| 2 Typical Connections | 5 |
| 3 Characteristics and Specifications | 7 |
| Table 3-1. Recommended Operating Conditions | 7 |
| Table 3-2. Absolute Maximum Ratings | 7 |
| Table 3-3. DC Electrical Characteristics | 7 |
| Table 3-4. AC Electrical Characteristics | 8 |
| Table 3-5. Switching Specifications—I ² C Control Port | 9 |
| Table 3-6. Switching Specifications—SPI Control Port | 10 |

1 Pin Assignments and Descriptions

These sections show pin assignments and describe pin functions.

1.1 QFN Pin Assignments (Top View, Through Package)




Figure 1-1. QFN 16-Pin Diagram (Top View, Through-Package)

1.2 Pin Descriptions

Table 1-1. Pin Descriptions

| Pin Name | Pin # | Power Supply | I/O | Description |
|-----------|--------|--------------|-----|--|
| VDD | 1 | — | — | Power Supply. 3.3 V/1.8 V supply for the digital and analog blocks. |
| GND | 2, PAD | — | — | Ground and Pad. The paddle must be connected to ground plane directly underneath the CS2600. |
| CONFIG1 | 3 | VDD | I | Hardware Configuration 1. Hardware Control Mode configuration connection. Connect to GND for Software Control Mode. |
| AUX1_OUT | 4 | VDD | O | Auxiliary Output. Configurable clock output or status output. |
| CLK_IN | 5 | VDD | I | Clock Input. Frequency reference input for the digital FLL. |
| FSYNC_OUT | 6 | VDD | O | FSYNC Output. PLL frame sync clock output (CLK_OUT derived), which can be phase-aligned with CLK_IN. |
| BCLK_OUT | 7 | VDD | O | BCLK Output. PLL bit clock output (CLK_OUT derived), which can be phase-aligned with CLK_IN. |
| CLK_OUT | 8 | VDD | O | Clock Output. PLL clock output. |

Table 1-1. Pin Descriptions (Cont.)


| Pin Name | Pin # | Power Supply | I/O | Description |
|--------------------------|-------|--------------|-----|--|
| XTAL_OUT | 9 | VDD | O | Crystal Connection. Output for an external crystal. Connect to GND for internal oscillator reference clock. |
| XTAL_IN/REF_CLK_IN | 10 | VDD | I | Crystal Connection. Input for an external crystal. Reference Clock. External low-jitter timing reference clock input. Connect to GND for internal oscillator reference clock. |
| I2C_ADDR/SPI_CS/CONFIG2 | 11 | VDD | I | I2C Control-Port Address. Chip address input for the I2C interface. SPI Control-Port Chip Select. Active-low chip select input for the SPI interface. Hardware Configuration 2. Hardware Control Mode configuration connection. |
| SPI_SDO/AUX2_OUT/CONFIG5 | 12 | VDD | I/O | SPI Control-Port Serial Data Out. SPI data output. Auxiliary Output 2. Configurable status output. Hardware Configuration 5. Hardware Control Mode configuration connection. |
| I2C_SCL/SPI_SCK/CONFIG3 | 13 | VDD | I | I2C Control-Port Clock. Clock input for the I2C interface. SPI Control-Port Clock. Clock input for the SPI interface. Hardware Configuration 3. Hardware Control Mode configuration connection. |
| I2C_SDA/SPI_SDI/CONFIG4 | 14 | VDD | I/O | I2C Control-Port Data. Data input/output for the I2C interface. SPI Control-Port Serial Data In. SPI data input. Hardware Configuration 4. Hardware Control Mode configuration connection. |
| VDD_OTP | 15 | — | — | OTP Programming Supply (Input). If VDD = 1.8 V, an external programming supply is required when writing to the OTP memory. This supply can be generated internally if VDD = 3.3 V. |
| VLDO_OTP/CONFIG6 | 16 | VDD | I/O | OTP Programming Supply (Output). OTP programming regulator output (VDD = 3.3 V). Hardware Configuration 6. Hardware Control Mode configuration connection. |

1.3 Electrostatic Discharge (ESD) Protection Circuitry




ESD-sensitive device. The CS2600 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

2 Typical Connections



Reference clock connection options



OTP programming supply options




Figure 2-1. Typical Connection Diagram—Software Control Mode





Figure 2-2. Typical Connection Diagram—Hardware Control Mode

Notes referenced in the typical connection diagrams:

1. The pull-up resistors are required only for I²C operation. The diagram shows 4.7 kΩ pull-up, but higher impedance can be supported depending on clock speed and bus capacitance.
2. Each hardware pin is configured using a pull-up to VDD or pull-down to GND, supporting up to eight configuration options per pin.

3 Characteristics and Specifications

Table 3-1. Recommended Operating Conditions

Test Conditions (unless specified otherwise): Ground = GND = 0 V; voltages are with respect to ground.

| Parameters | Symbol | Min | Typ | Max | Units |
|---------------------------------------|---------------------|--------------------------------------|-----|------|-------|
| DC power supply | VDD | 3.1 | 3.3 | 3.5 | V |
| | | 1.71 | 1.8 | 1.89 | V |
| OTP programming supply ^{1,2} | VDD_OTP | 2.45 | — | 2.7 | V |
| Supply ramp up/down (all supplies) | t _{PWR_UD} | 0.01 | — | 10 | ms |
| Ambient temperature | T _A | — | — | 85 | °C |
| | | Commercial Grade AEC-Q100 Grade 2 | — | 105 | °C |

1. The OTP programming supply can be generated by an internal LDO, or else powered externally. To use the internal LDO, the VDD_OTP pin must be connected to VLDO_OTP. If VDD < 3.1 V, the OTP programming supply must be powered externally. If OTP programming is not required, VDD_OTP should be connected to GND.

2. VDD must be present before enabling the VDD_OTP supply. VDD_OTP must be removed before powering down VDD.

Table 3-2. Absolute Maximum Ratings

Test Conditions (unless specified otherwise): Ground = GND = 0 V; voltages are with respect to ground.

| Parameters | Symbol | Min | Max | Units |
|--|-------------------|------|-----------|-------|
| DC power supply | VDD | −0.3 | 4.32 | V |
| OTP programming supply | VDD_OTP | −0.3 | 2.75 | V |
| External voltage applied to digital input/output | V _{INDI} | −0.3 | VDD + 0.3 | V |
| Input current | I _{in} | — | ±10 | mA |
| Ambient temperature | T _A | −55 | 125 | °C |
| Storage temperature | T _{STG} | −65 | 150 | °C |

Table 3-3. DC Electrical Characteristics

Test Conditions (unless specified otherwise): T_A = 25°C; timing reference = 12 MHz (external clock or crystal).

| Parameters | Symbol | Min | Typ | Max | Units |
|--|----------------------|------------|-----|------------|-------|
| Power supply current—unloaded ¹ | I _{VDD} | — | 4 | — | mA |
| OTP programming supply current | I _{VDD_OTP} | — | — | 25 | mA |
| Input leakage current (per pin) | I _{IN} | — | — | ±10 | μA |
| Input capacitance (per pin) | I _C | — | — | 5 | pF |
| High-level input voltage | V _{IH} | 0.70 × VDD | — | — | V |
| Low-level input voltage | V _{IL} | — | — | 0.30 × VDD | V |
| High-level output voltage | V _{OH} | 0.90 × VDD | — | — | V |
| Low-level output voltage | V _{OL} | — | — | 0.10 × VDD | V |

1. To calculate the additional current consumption due to loading (per output pin), multiply clock output frequency by load capacitance (C_L) and power supply voltage (VDD).

Table 3-4. AC Electrical Characteristics

Test Conditions (unless specified otherwise): $T_A = -40^{\circ}\text{C}$ to 85°C (commercial grade); $T_A = -40^{\circ}\text{C}$ to 105°C (AEC-Q100 grade-2); Load capacitance (C_L) = 15 pF.

| Parameters | Symbol | Min | Typ | Max | Units |
|--|---------------------------|------------------------------|-----------|----------------------------|-------------------------|
| Crystal frequency $\text{REF_CLK_IN_DIV} = 10$ $\text{REF_CLK_IN_DIV} = 01$ $\text{REF_CLK_IN_DIV} = 00$ | f_{XTAL} | 8 | — | 18.75 | MHz |
| | | 16 | — | 37.50 | MHz |
| | | 32 | — | 50 | MHz |
| Reference clock input frequency $\text{REF_CLK_IN_DIV} = 10$ $\text{REF_CLK_IN_DIV} = 01$ $\text{REF_CLK_IN_DIV} = 00$ | $f_{\text{REF_CLK_IN}}$ | 8 | — | 18.75 | MHz |
| | | 16 | — | 37.50 | MHz |
| | | 32 | — | 75 | MHz |
| Reference clock input duty cycle | $D_{\text{REF_CLK_IN}}$ | 45 | — | 55 | % |
| Clock input frequency | $f_{\text{CLK_IN}}$ | 50 | — | 30×10^6 | Hz |
| Clock input pulse width $f_{\text{CLK_IN}} < f_{\text{SYSCLK}} / 96$ [1] $f_{\text{CLK_IN}} > f_{\text{SYSCLK}} / 96$ [1] | $PW_{\text{CLK_IN}}$ | 2 | — | — | UI ² |
| | | 10 | — | — | ns |
| CLK_OUT frequency range | $f_{\text{CLK_OUT}}$ | 6 | — | 75 | MHz |
| BCLK frequency range | $f_{\text{BCLK_OUT}}$ | $f_{\text{CLK_OUT}} / 48$ | — | $f_{\text{CLK_OUT}}$ | MHz |
| FSYNC frequency range | $f_{\text{FSYNC_OUT}}$ | $f_{\text{CLK_OUT}} / 1536$ | — | $f_{\text{CLK_OUT}} / 16$ | MHz |
| Clock output duty cycle | t_{OD} | 45 | 50 | 55 | % |
| Clock output rise time | t_{OR} | — | 2.5 | — | ns |
| Clock output fall time | t_{OF} | — | 2.5 | — | ns |
| CLK_OUT period jitter ^{3,4} external timing reference internal oscillator reference | t_{JIT} | — | 40 | TBD | $p\text{SRMS}$ |
| | | — | 35 | TBD | $p\text{SRMS}$ |
| CLK_OUT baseband TIE jitter ^{3,5} external timing reference internal oscillator reference | — | — | 50 | TBD | $p\text{SRMS}$ |
| | | — | 300 | TBD | $p\text{SRMS}$ |
| CLK_OUT wideband TIE jitter ^{3,6} external timing reference internal oscillator reference | — | — | 165 | TBD | $p\text{SRMS}$ |
| | | — | 300 | TBD | $p\text{SRMS}$ |
| PLL lock time—Multiplier Mode $f_{\text{CLK_IN}} < 200$ kHz $f_{\text{CLK_IN}} > 200$ kHz | t_{LC} | — | 100 | 200 | UI ⁷ |
| | | — | 1 | 3 | ms |
| PLL lock time—Synthesizer Mode $f_{\text{REF_CLK_IN}} = 8$ to 75 MHz | t_{LR} | — | 1 | 3 | ms |
| CLK_OUT frequency resolution ^{3,8} high resolution high multiplication | — | — | 1 | — | ppm |
| | | — | 224 | — | ppm |
| Oscillator frequency | — | 11.76 | 12.0 | 12.24 | MHz |
| Oscillator frequency thermal sensitivity | — | — | 50 | — | ppm/ $^{\circ}\text{C}$ |
| Oscillator frequency stability (relative to 25°C) –40 to 85°C –40 to 105°C | — | –0.2 | — | 0.4 | % |
| | | –0.2 | — | 0.6 | % |
| Phase alignment error | — | — | ± 0.5 | — | UI ⁹ |
| Clock output skew | — | — | — | ± 0.5 | ns |
| Clock output frequency deviation | — | — | — | 0.1 | % |
| Start-up time ¹⁰ | — | — | — | 20 | ms |

1. The internal timing reference clock (SYSCLK) is derived from REF_CLK_IN.

2. UI (unit interval) corresponds to t_{SYSCLK} or $1 / f_{\text{SYSCLK}}$.

3. REF_CLK_IN is a 12 MHz timing reference clock, with phase noise 20 dB lower than the output clock noise. The clock output frequency ($f_{\text{CLK_OUT}}$) is 24.576 MHz.

4. Sample size is 10000.

5. Using 3rd order 100 Hz–40 kHz bandpass filter as defined in AES-12id-2020 Section 3.4.2.

6. Using 3rd order 100 Hz high pass filter as defined in AES-12id-2020 Section 3.4.1.

7. UI (unit interval) corresponds to $t_{\text{CLK_IN}}$ or $1 / f_{\text{CLK_IN}}$.

8. The frequency accuracy of the PLL clock output is directly proportional to the accuracy of the clock input.

9. UI (unit interval) corresponds to $t_{\text{CLK_OUT}}$ or $1 / f_{\text{CLK_OUT}}$.

10. The time to first locked clock output, assuming OTP configuration for $f_{\text{CLK_IN}} = 48$ kHz.


Table 3-5. Switching Specifications—I2C Control Port

Test conditions (unless specified otherwise): Ground = GND = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds; $T_A = 25^\circ\text{C}$.

| Parameters ^{1,2} | Symbol | Min | Max | Units |
|---|------------|---|------|----------|
| SCL clock frequency | f_{SCL} | — | 1000 | kHz |
| Clock low time | t_{LOW} | 500 | — | ns |
| Clock high time | t_{HIGH} | 260 | — | ns |
| Start condition hold time (before first pulse clock) | t_{HDST} | 260 | — | ns |
| Setup time for repeated start | t_{SUST} | 260 | — | ns |
| Rise time of SCL and SDA | t_{RC} | $f_{SCL} \leq 100 \text{ kHz}$ | 600 | ns |
| | | $100 \text{ kHz} < f_{SCL} \leq 400 \text{ kHz}$ | 180 | ns |
| | | $400 \text{ kHz} < f_{SCL} \leq 1000 \text{ kHz}$ | 72 | ns |
| Fall time SCL and SDA | t_{FC} | $f_{SCL} \leq 100 \text{ kHz}$ | 6.5 | ns |
| | | $100 \text{ kHz} < f_{SCL} \leq 400 \text{ kHz}$ | 6.5 | ns |
| | | $400 \text{ kHz} < f_{SCL} \leq 1000 \text{ kHz}$ | 6.5 | ns |
| Rise time variation between SDA and SCL | — | — | 1.67 | x |
| Fall time variation between SDA and SCL | — | $f_{SCL} \leq 100 \text{ kHz}$ | 100 | ns |
| | | $100 \text{ kHz} < f_{SCL} \leq 400 \text{ kHz}$ | 100 | ns |
| | | $400 \text{ kHz} < f_{SCL} \leq 1000 \text{ kHz}$ | 75 | ns |
| Setup time for stop condition | t_{SUSP} | 260 | — | ns |
| SDA setup time to SCL rising | t_{SUD} | 50 | — | ns |
| SDA input hold time from SCL falling | t_{HDDI} | 0 | — | ns |
| Output data valid (Data/ACK) | t_{VDDO} | $f_{SCL} \leq 100 \text{ kHz}$ | — | ns |
| | | $100 \text{ kHz} < f_{SCL} \leq 400 \text{ kHz}$ | 3450 | ns |
| | | $400 \text{ kHz} < f_{SCL} \leq 1000 \text{ kHz}$ | 900 | ns |
| Bus free time between transmissions | t_{BUF} | 500 | — | ns |
| SDA bus capacitance | C_B | — | 400 | pF |
| SCL/SDA pull-up resistance | R_P | 500 | — | Ω |
| Pulse width of spikes to be suppressed | t_{ps} | 0 | 50 | ns |
| Start-up time from power-up/software reset to control port ready ³ | t_{DPOR} | — | 5 | ms |

1. The I2C control port uses a 16-bit register address and 16-bit data words.

2. I2C control-port timing.



3. Time from power-up measured from when VDD is within the recommended operating conditions (see Table 3-1).


Table 3-6. Switching Specifications—SPI Control Port

Test conditions (unless specified otherwise): Ground = GND = 0 V; voltages are with respect to ground; input timings are measured at V_{IL} and V_{IH} thresholds, output timings are measured at V_{OL} and V_{OH} thresholds; $T_A = 25^\circ\text{C}$.

| Parameters ^{1,2} | Symbol | Min | Max | Units |
|--|------------|------|------|-------|
| SCK clock frequency | f_{SCL} | — | 4.5 | MHz |
| Access to OTP registers (0x2300–0x232F) Access to all other registers | | — | 17.5 | MHz |
| $\overline{\text{CS}}$ falling edge to SCK rising edge | t_{SSU} | 5 | — | ns |
| SCK falling edge to $\overline{\text{CS}}$ rising edge | t_{SHO} | 0.5 | — | ns |
| SCK pulse width low | t_{SCL} | 18.5 | — | ns |
| SCK pulse width high | t_{SCH} | 18.5 | — | ns |
| SDI to SCK rising setup time | t_{DSU} | 5 | — | ns |
| SDI to SCK hold time | t_{DHO} | 2.5 | — | ns |
| SCK falling edge to SDO transition | t_{DL} | 0 | 15 | ns |
| $\overline{\text{CS}}$ rising edge to SDO output high-Z | — | 0 | 20 | ns |
| Bus free time between active $\overline{\text{CS}}$ | t_{SH} | 110 | — | ns |
| Delay from supply voltage stable to control port ready ³ | t_{DPOR} | — | 5 | ms |

1. The SPI control port uses a 15-bit register address and 16-bit data words.

2. SPI control-port timing.



3. The supply voltage is considered stable when VDD is within the recommended operating conditions (see Table 3-1).

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

"Advance" product information describes products that are in development and subject to substantial development changes. For the purposes of our terms and conditions of sale, "Preliminary" or "Advanced" datasheets are nonfinal datasheets that include, but are not limited to, datasheets marked as "Target", "Advance", "Product Preview", "Preliminary Technical Data" and/or "Preproduction." Products provided with any such datasheet are therefore subject to relevant terms and conditions associated with "Preliminary" or "Advanced" designations, as set out in our terms and conditions of sale, including but not limited to that Cirrus Logic expressly disclaims any warranties with respect to such products. The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, TESTED, INTENDED OR WARRANTED FOR USE (1) WITH OR IN IMPLANTABLE PRODUCTS OR FDA/ MHRA CLASS III (OR EQUIVALENT CLASSIFICATION) MEDICAL DEVICES, OR (2) IN ANY PRODUCTS, APPLICATIONS OR SYSTEMS, INCLUDING WITHOUT LIMITATION LIFE-CRITICAL MEDICAL EQUIPMENT OR SAFETY OR SECURITY EQUIPMENT, WHERE MALFUNCTION OF THE PRODUCT COULD CAUSE PERSONAL INJURY, DEATH, SEVERE PROPERTY DAMAGE OR SEVERE ENVIRONMENTAL HARM. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN SUCH A MANNER, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2023–2024 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.