

## PC Codec with Headphone, MIC Interface and Class D Speaker Drivers


#### System Features

- Stereo headphone (HP) output with 114 dB dynamic range
  - Class H headphone amplifier with automatic or manual supply adjust
  - $-2 \times 33.7$  mW power output at -85 dB THD+N into 30  $\Omega$
  - 1  $V_{RMS}$  output swing into 30  $\Omega$  loads
  - Load detection
- · Mono mic/stereo line input with 94 dB dynamic range
  - Headset bias with integrated bias resistor
  - 1 V<sub>RMS</sub> input voltage
  - Programmable analog front end (AFE) gain from –6 to +18 dB in 6 dB steps
- · Integrated detect features
  - OMTP (Open Mobile Terminal Platform) and CTIA headset-type detection and configuration with low-impedance internal switches
  - Mic button press detect with ADC automute
  - Mic button detection compatible with Android Wired Headset Specification (Version 1.1)
  - Automatic Hi-Z of headset bias output on headset bias current drop or HP/headset unplug
- · Stereo Class D Bridge-tied load (BTL) speaker driver
  - 2 W @ 1% THD+N into 4 Ω load
  - 102 dB dynamic range

- System wake from headset/headphone plug/unplug or mic button press
- Stereo three-band parametric equalizers
- I2C control supporting rates up to Fast Mode Plus
- MIPI® SoundWire® v1.2.1 interface with SDCA support
- S/PDIF transmit (Sony/Philips digital interface format)
- · Integrated fractional-N PLL
  - Allows multiple clock input rates
  - Reference clock sourced from either SoundWire clock or external MCLK IN source
- · PDM input for digital microphones
- Audio serial port (ASP)
  - I<sup>2</sup>S (two channels) or TDM (up to six channels)
  - Master or Slave Mode
  - Sample rate support for 8 to 192 kHz
- · Integrated power management
  - Digital core can be supplied externally, or by an internal LDO from the VDD\_IO supply
  - Step-up/down charge pump improves HP efficiency
  - VDD\_P monitor to detect and report brownout conditions

## **Applications**

Laptops, desktops, ultrabooks, and Chromebooks





#### **General Description**

The CS42L43 is an audio codec with integrated MIPI SoundWire interface (Version 1.2.1 compliant), I<sup>2</sup>C, SPI, and I<sup>2</sup>S/TDM interfaces designed for portable applications. It provides a high dynamic range, stereo DAC for headphone output, two integrated Class D amplifiers for loudspeakers, and two ADCs for wired headset microphone input or stereo line input. PDM inputs are provided for digital microphones.

The CS42L43 provides high performance audio capture from the ADC and PDM inputs and audio playback to the headphone DACs, Class D speaker drivers, and an IEC-60958-3-compatible S/PDIF transmitter. The CS42L43 includes assignable SRCs and an assignable stereo, three-band, 32-bit, parametric equalizer.

Digital mixers are available with independent attenuation on each mixer input.

Digital volume/mute control is available on all capture and playback paths and selectable high-pass filters are available on the capture paths for removal of DC offsets or wind noise suppression.

A headset mic bias with an integrated pull-up resistor is provided for use with the headset interface. Other headset features include automatic headset type detection (OMTP/CTIA-compliant), mic-bias/ground switching, and headset-button detection including Android Wired Headset Specification v1.1. Other features include insert/removal detection, headphone load impedance detection, and stereo line-in support.

The CS42L43 can be configured to provide a bridge between a SoundWire host and the SPI master and ASP ports. This enables non-SoundWire audio peripherals such as additional speaker amplifiers or a companion DSP to be integrated alongside a SoundWire host system.

A high performance fractional PLL is available for generating internal audio sample clocks.

The CS42L43 is available in a commercial-grade, 70-ball WLCSP (wafer-level chip scale package) and a commercial-grade, 88-pin QFN package for operation between –40°C to +85°C. Note that the WLCSP package can be routed using standard PCB with vias in many applications.

See Section 7 for ordering information.



## 1 Pin Assignments and Descriptions

This section shows pin assignments and describes pin functions.

## 1.1 WLCSP Pin Out (Through-Package, Top View)




Figure 1-1. WLCSP Pin Diagram (Through-Package, Top View)



## 1.2 WLCSP Pin Descriptions

Table 1-1. WLCSP Pin Descriptions

Pin Name	Ball #	Power Supply	I/O	Description	Internal Connection	State at Reset
ADC1_IN1_N	A2	VDD_P	I	Inverting analog input for ADC 1 mux input 1.	_	_
ADC1_IN1_P	В3	VDD_P	I	Non-inverting analog input for ADC 1 mux input 1.	_	_
ADC1_IN2_N	B1	VDD_P	I	Inverting analog input for ADC 1 mux input 2.	_	_
ADC1_IN2_P	D1	VDD_P	I	Non-inverting analog input for ADC 1 mux input 2.	_	_
ADC2_IN_N	C2	VDD_P	I	Inverting analog input for ADC2.	_	_
ADC2_IN_P	D3	VDD_P	I	Non-inverting analog input for ADC 2.	_	_
AMP1_OUT_N	H1	VDD_AMP	0	<b>Amplifier 1 Negative Output.</b> This amplifier is typically used to drive the negative-side of a differentially connected low impedance speaker.	_	_
AMP1_OUT_P	K1	VDD_AMP	0	<b>Amplifier 1 Positive Output.</b> This amplifier is typically used to drive the positive-side of a differentially connected low impedance speaker.	_	_
AMP2_OUT_N	F1	VDD_AMP	0	<b>Amplifier 2 Negative Output.</b> This amplifier is typically used to drive the negative-side of a differentially connected low impedance speaker.	_	_
AMP2_OUT_P	E2	VDD_AMP	0	<b>Amplifier 2 Positive Output.</b> This amplifier is typically used to drive the positive-side of a differentially connected low impedance speaker.	_	_
AMP3_OUT	U2	CP_FILT_P/N	0	<b>Amplifier 3 Output.</b> Ground-centered audio output typically used for headphone speakers and connects to TIP (HS1).	-	_
AMP3_SENSE	U4	CP_FILT_P/N	I	Amplifier 3 Feedback Sense Input.	_	_
AMP4_OUT	T1	CP_FILT_P/N	0	<b>Amplifier 4 Output.</b> Ground-centered audio output typically used for headphone speakers and connects to RING1 (HS2).	<del>_</del>	_
AMP4_SENSE	Т3	CP_FILT_P/N	I	Amplifier 4 Feedback Sense Input.	_	_
ASP_BCLK	J4	VDD_IO	I/O	ASP Bit Clock. Serial shift clock for the interface.	Weak pull down	Weak pull down
ASP_DIN	H5	VDD_IO	I	<b>ASP Data Input.</b> Input for two's complement serial PCM audio data.	Weak pull down	Weak pull down
ASP_DOUT	K7	VDD_IO	0	<b>ASP Data Output.</b> Output for two's complement serial PCM audio data.	Weak pull down	Weak pull down
ASP_FSYNC	F5	VDD_IO	I/O	ASP Frame Sync Clock. Identifies the start of each serialized PCM data word and indicates which channel, left or right, is active on the serial PCM audio data lines or indicates the start of each TDM frame.	Weak pull down	Weak pull down
CP_FILT_N	V1	Power	0	<b>Inverting Charge Pump Filter Connection.</b> Power supply for the inverting charge pump that provides the negative rail for amplifiers 3 and 4.	_	_
CP_FILT_P	Y1	Power	0	Step-Up/Down Charge Pump Filter Connection. Power supply for the step-up/down charge pump that provides the positive rail for amplifiers 3 and 4.	_	_
CP_FLY_C	W4	VDD_P	0	<b>Charge Pump Cap Common Node.</b> Common positive node for amplifiers 3 and 4 step-down and inverting charge pumps' flying capacitors.	_	_
CP_FLY_N	Y3	CP_FILT_P	0	Charge Pump Cap Negative Node. Negative node for amplifiers 3 and 4 step-up/down charge-pump flying capacitor.	_	_
CP_FLY_P	Y5	VDD_P	0	<b>Charge Pump Cap Positive Node.</b> Positive node for amplifiers 3 and 4 step-up/down charge-pump flying capacitor.	_	_
GND_A	A6	Power	I	Analog Ground. Ground reference for the internal analog circuits.		_
GND_AMP1	J2	Power	I	<b>Amplifier 1 Output Ground.</b> This amplifier is typically used to drive a low impedance speaker.	_	_
GND_AMP2	F3, H3	Power	I	<b>Amplifier 2 Output Ground.</b> This amplifier is typically used to drive a low impedance speaker.	_	_



#### Table 1-1. WLCSP Pin Descriptions (Cont.)

Pin Name	Pin Name Ball # Power Supply I/O Description		Internal Connection	State at Reset		
GND_CP	W2	Power	I	<b>Charge Pump Ground.</b> Ground reference for amplifiers 3 and 4 charge pump.	_	_
GND_D	E6	Power	I	<b>Digital Ground.</b> Ground reference for the internal digital circuits.	_	_
GND_HS	M1	Power	I	<b>Headset Ground.</b> Ground reference for the internal headset analog circuits.	_	_
GPIO2	P5	VDD_IO	I/O	General Purpose Input/Output 2.	Weak pull up	Weak pull up
GPIO3/ SPDIF_TX	P7	VDD_IO	I/O	General Purpose Input/Output 3.  S/PDIF Audio Serial Data Output. Serial data output for S/ PDIF interface.	Weak pull down	Weak pull down
HS3	N2	VDD_P	I	<b>Headset Connection.</b> Input to headset and mic-button detection functions.	_	_
HS3_CLAMP	М3	VDD_P	I	Headset Depletion FET Connections. Input to drain of integrated depletion FET for ground-noise rejection.	_	_
HS3_REF	N4	VDD_P	I	<b>Headset Connection Reference.</b> Input to pseudodifferential amplifier 3 and 4 output reference.	_	_
HS4	L2	VDD_P	I	<b>Headset Connection.</b> Input to headset and mic-button detection functions.	_	_
HS4_CLAMP	K3	VDD_P	I	Headset Depletion FET Connections. Input to drain of integrated depletion FET for ground-noise rejection.	_	_
HS4_REF	L4	VDD_P	I	<b>Headset Connection Reference.</b> Input to pseudodifferential amplifier 3 and 4 output reference.	_	_
HSBIAS_FILT	P1	VDD_P	I	<b>Headset Bias Source Voltage Filter.</b> Filter connection for the internal bias voltage used for headset bias.	_	_
HSBIAS_FILT_ REF	R2	VDD_P	I	Headset Bias Source Voltage Filter Reference. Input of filter connection for the internal headset bias voltage.	_	_
I2C_ADDR	T5	VDD_IO	I	<b>I<sup>2</sup>C Address Input</b> . Address pin for the I <sup>2</sup> C target address and the SoundWire Unique ID. Latched on POR, hard, or soft reset. Connect this pin to VDD_IO or GND.	Weak pull down	Weak pull down
I2C_SCL	T7	VDD_IO	I	I2C Clock. Clock input for the I2C interface.	_	_
I2C_SDA	U6	VDD_IO	I/O	I2C Input/Output. Data input/output for the I2C interface.	_	_
ĪRQ/GPIO1	L6	VDD_IO	I/O	Interrupt output. Programmable, open-drain, active-low programmable interrupt output.  General Purpose Input/Output 1.	Weak pull up	Weak pull up
LDO_EN	V5	VDD_P	I	LDO Enable. Digital core logic LDO enable.	Weak pull down	Weak pull down
MCLK_IN	F7	VDD_IO	I	<b>Main Clock Input.</b> Clock source for the device core, serial port mastering, and converters.	Weak pull down	Weak pull down
PDM1_CLK_OUT	K5	VDD_IO	0	PDM 1 Bit Clock Output.	Weak pull down	Weak pull down
PDM1_DIN	M5	VDD_IO	I	PDM 1 Data Input.	Weak pull down	Weak pull down
PDM2_CLK_OUT	M7	VDD_IO	0	PDM 2 Bit Clock Output.	Weak pull down	Weak pull down
PDM2_DIN	N6	VDD_IO	I	PDM 2 Data Input.	Weak pull down	Weak pull down
RESET	V7	VDD_P	I	<b>Reset.</b> The device enters a low power mode when this pin is driven low.	Weak pull down	Weak pull down
RING_SENSE	R4	VDD_P	I	Ring Sense Input. Sense pin to detect headphone plug. Can be configured to be debounced on plug and unplug events independently.	_	_
SPI_MISO	E4	VDD_IO	I	<b>SPI Slave Out Master In.</b> SPI serial data where the slave device is the transmitter and the master device is the receiver.	Weak pull down	Weak pull down



#### Table 1-1. WLCSP Pin Descriptions (Cont.)

Pin Name	Name Ball # Power I/O Description		Internal Connection	State at Reset		
SPI_MOSI	D5	VDD_IO	0	<b>SPI Master Out Slave In.</b> SPI serial data where the master device is the transmitter and the slave device is the receiver.	Weak pull down	Weak pull down
SPI_SCK	G4	VDD_IO	0	SPI Serial Data Clock. The bit clock for the data on the SPI_MOSI and SPI_MISO pins.	Weak pull down	Weak pull down
SPI_SS	C4	VDD_IO	0	SPI Slave Select. SPI slave device select.	Weak pull up	Weak pull up
SWIRE_CLK	G6	VDD_IO	I	<b>SoundWire Serial Clock Input.</b> Clock input to the SoundWire peripheral interface.	_	_
SWIRE_DATA0	H7	VDD_IO	I/O	SoundWire Serial Data Input and Output 0. Primary serial data input and output of the SoundWire peripheral interface.	_	_
SWIRE_DATA1	J6	VDD_IO	I/O	<b>SoundWire Serial Data Input and Output 1.</b> Serial data input and output of the SoundWire peripheral interface.	_	_
TESTI	V3	_	I	Test Input Pin. Must be connected to ground.	_	_
TIP_SENSE	R6	VDD_P	I	<b>Tip Sense.</b> Sense pin to detect headphone plug. Can be set to wake the system. Independently configurable to be debounced on plug and unplug events.	_	_
VDD_A	A4	Power	I	Analog Power Supply. Power supply for internal analog circuits.	_	_
VDD_AMP	G2	Power	I	Amplifiers 1 and 2 Power Supply.	_	_
VDD_CP	W6	Power	I	<b>Charge Pump Power.</b> Power supply for amplifiers 3 and 4 charge pump.	_	_
VDD_D	C6	Power	I	<b>Digital Core Power Supply.</b> Power supply for internal digital circuits.	_	_
VDD_IO	D7	Power	I	I/O Power Supply. Power supply for external interface and internal digital logic.	_	_
VDD_P	P3, Y7	Power	I	<b>High Voltage Supply.</b> Power supply for the high voltage interface.	_	_
VREF1_FILT	B5	VDD_A	I	<b>Voltage Reference.</b> Reference voltage for internal ADCs and amplifiers 3 and 4.	_	_
VREF2_FILT	В7	VDD_A	I	<b>Voltage Reference.</b> Reference voltage for internal amplifiers 1 and 2.	_	



## 1.3 QFN Pin Out (Through-Package, Top View)




Figure 1-2. QFN Pin Diagram (Through-Package, Top View)



## 1.4 QFN Pin Descriptions

Table 1-2. QFN Pin Descriptions

Pin Name	Ball #	Power Supply	I/O	Description	Internal Connection	State at Reset
ADC1_IN1_N	79	VDD_P	I	Inverting analog input for ADC 1 mux input 1.	_	_
ADC1_IN1_P	80	VDD_P	I	Non-inverting analog input for ADC 1 mux input 1.	_	_
ADC1_IN2_N	75	VDD_P	I	Inverting analog input for ADC 1 mux input 2.	_	_
ADC1_IN2_P	74	VDD_P	ı	Non-inverting analog input for ADC 1 mux input 2.	_	_
ADC2_IN_N	78	VDD_P	ı	Inverting analog input for ADC 2.	_	_
ADC2_IN_P	77	VDD_P	ı	Non-inverting analog input for ADC 2.	_	_
AMP1_OUT_N	66	VDD_AMP	0	<b>Amplifier 1 Negative Output.</b> This amplifier is typically used to drive the negative-side of a differentially connected low impedance speaker.	_	_
AMP1_OUT_P	64	VDD_AMP	0	<b>Amplifier 1 Positive Output.</b> This amplifier is typically used to drive the positive-side of a differentially connected low impedance speaker.	_	_
AMP2_OUT_N	68	VDD_AMP	0	<b>Amplifier 2 Negative Output.</b> This amplifier is typically used to drive the negative-side of a differentially connected low impedance speaker.	_	_
AMP2_OUT_P	72	VDD_AMP	0	<b>Amplifier 2 Positive Output.</b> This amplifier is typically used to drive the positive-side of a differentially connected low impedance speaker.	_	_
AMP3_OUT	47	CP_FILT_P/N	0	Amplifier 3 Output. Ground-centered audio output typically used for headphone speakers and connects to TIP (HS1).	_	_
AMP3_SENSE	46	CP_FILT_P/N	I	Amplifier 3 Feedback Sense Input.	_	_
AMP4_OUT	49	CP_FILT_P/N	0	<b>Amplifier 4 Output.</b> Ground-centered audio output typically used for headphone speakers and connects to RING1 (HS2).	_	_
AMP4_SENSE	48	CP_FILT_P/N	ı	Amplifier 4 Feedback Sense Input.	_	_
ASP_BCLK	14	VDD_IO	I/O	ASP Bit Clock. Serial shift clock for the interface.	Weak pull down	Weak pull down
ASP_DIN	10	VDD_IO	I	ASP Data Input. Input for two's complement serial PCM audio data.	Weak pull down	Weak pull down
ASP_DOUT	13	VDD_IO	0	ASP Data Output. Output for two's complement serial PCM audio data.	Weak pull down	Weak pull down
ASP_FSYNC	9	VDD_IO	I/O	ASP Frame Sync Clock. Identifies the start of each serialized PCM data word and indicates which channel, left or right, is active on the serial PCM audio data lines or indicates the start of each TDM frame.	Weak pull down	Weak pull down
CP_FILT_N	45	Power	0	<b>Inverting Charge Pump Filter Connection.</b> Power supply for the inverting charge pump that provides the negative rail for amplifiers 3 and 4.	_	_
CP_FILT_P	39	Power	0	<b>Step-Up/Down Charge Pump Filter Connection.</b> Power supply for the step-up/down charge pump that provides the positive rail for amplifiers 3 and 4.	_	_
CP_FLY_C	35	VDD_P	0	<b>Charge Pump Cap Common Node.</b> Common positive node for amplifiers 3 and 4 step-down and inverting charge pumps' flying capacitors.	_	_
CP_FLY_N	36	CP_FILT_P	0	<b>Charge Pump Cap Negative Node.</b> Negative node for amplifiers 3 and 4 step-up/down charge-pump flying capacitor.	<del></del>	_
CP_FLY_P	34	VDD_P	0	<b>Charge Pump Cap Positive Node.</b> Positive node for amplifiers 3 and 4 step-up/down charge-pump flying capacitor.		
GND_A	62, 85, 86	Power	I	<b>Analog Ground.</b> Ground reference for the internal analog circuits.	_	_
GND_AMP1	67	Power	I	<b>Amplifier 1 Output Ground.</b> This amplifier is typically used to drive a low impedance speaker.	_	_



#### Table 1-2. QFN Pin Descriptions (Cont.)

	Pin Name Ball # Power I/O Description		Connection	State at Reset		
GND_AMP2	73	Power	I	<b>Amplifier 2 Output Ground.</b> This amplifier is typically used to drive a low impedance speaker.	_	_
GND_CP	43	Power	I	<b>Charge Pump Ground.</b> Ground reference for amplifiers 3 and 4 charge pump.	_	_
GND_D	1, 2, 3, 4, 37, 38, 40, 41, 42, 44, 81, 87, 88	Power	I	Digital Ground. Ground reference for the internal digital circuits.	_	_
GND_D/ GND_SUB	PAD	Power	I	<b>Digital Ground.</b> Ground reference for the internal digital circuits. <b>Substrate Ground</b> .	_	_
GND_HS	60	Power	I	<b>Headset Ground.</b> Ground reference for the internal headset analog circuits.	_	_
GPIO2	25	VDD_IO	I/O	General Purpose Input/Output 2.	Weak pull up	Weak pull up
GPIO3/ SPDIF_TX	24	VDD_IO	I/O	General Purpose Input/Output 3. S/PDIF Audio Serial Data Output. Serial data output for S/PDIF interface.	Weak pull down	Weak pull down
HS3	58	VDD_P	I	<b>Headset Connection.</b> Input to headset and mic-button detection functions.	_	_
HS3_CLAMP	61	VDD_P	I	Headset Depletion FET Connections. Input to drain of integrated depletion FET for ground-noise rejection.	_	_
HS3_REF	52	VDD_P	I	<b>Headset Connection Reference.</b> Input to pseudodifferential amplifier 3 and 4 output reference.	_	_
HS4	59	VDD_P	I	<b>Headset Connection.</b> Input to headset and mic-button detection functions.	_	_
HS4_CLAMP	63	VDD_P	I	Headset Depletion FET Connections. Input to drain of integrated depletion FET for ground-noise rejection.	<del></del>	_
HS4_REF	53	VDD_P	I	<b>Headset Connection Reference</b> . Input to pseudodifferential amplifier 3 and 4 output reference.		_
HSBIAS_FILT	55	VDD_P	I	<b>Headset Bias Source Voltage Filter.</b> Filter connection for the internal bias voltage used for headset bias.	_	_
HSBIAS_FILT_ REF	56	VDD_P	I	<b>Headset Bias Source Voltage Filter Reference.</b> Input of filter connection for the internal headset bias voltage.	_	_
I2C_ADDR	26	VDD_IO	I	<b>I2C Address Input.</b> Address pin for the I2C target address and the SoundWire Unique ID. Latched on POR, hard, or soft reset. Connect this pin to VDD_IO or GND.	Weak pull down	Weak pull down
I2C_SCL	27	VDD_IO	I	I2C Clock. Clock input for the I2C interface.	_	
I2C_SDA	29	VDD_IO	I/O	I2C Input/Output. Data input/output for the I2C interface.	_	_
ĪRQ/GPIO1	17	VDD_IO	I/O	Interrupt output. Programmable, open-drain, active-low programmable interrupt output.  General Purpose Input/Output 1.	Weak pull up	Weak pull up
LDO_EN	32	VDD_P	I	LDO Enable. Digital core logic LDO enable.	Weak pull down	Weak pull down
MCLK_IN	7	VDD_IO	I	<b>Main Clock Input.</b> Clock source for the device core, serial port mastering, and converters.	Weak pull down	Weak pull down
PDM1_CLK_OUT	19	VDD_IO	0	PDM 1 Bit Clock Output.	Weak pull down	Weak pull down
PDM1_DIN	20	VDD_IO	I	PDM 1 Data Input.	Weak pull down	Weak pull down
PDM2_CLK_OUT	18	VDD_IO	0	PDM 2 Bit Clock Output.	Weak pull down	Weak pull down
PDM2_DIN	21	VDD_IO	I	PDM 2 Data Input.	Weak pull down	Weak pull down



#### Table 1-2. QFN Pin Descriptions (Cont.)

Pin Name	Ball #	Power Supply	I/O	Description	Internal Connection	State at Reset
RESET	28	VDD_P	I	<b>Reset.</b> The device enters a low power mode when this pin is driven low.	Weak pull down	Weak pull down
RING_SENSE	51	VDD_P	I	Ring Sense Input. Sense pin to detect headphone plug. Can be configured to be debounced on plug and unplug events independently.	_	_
SPI_MISO	23	VDD_IO	I	<b>SPI Slave Out Master In.</b> SPI serial data where the slave device is the transmitter and the master device is the receiver.	Weak pull down	Weak pull down
SPI_MOSI	15	VDD_IO	0	<b>SPI Master Out Slave In.</b> SPI serial data where the master device is the transmitter and the slave device is the receiver.	Weak pull down	Weak pull down
SPI_SCK	22	VDD_IO	0	SPI Serial Data Clock. The bit clock for the data on the SPI_MOSI and SPI_MISO pins.	Weak pull down	Weak pull down
SPI_SS	16	VDD_IO	0	SPI Slave Select. SPI slave device select.	Weak pull up	Weak pull up
SWIRE_CLK	8	VDD_IO	I	<b>SoundWire Serial Clock Input.</b> Clock input to the SoundWire peripheral interface.	_	_
SWIRE_DATA0	11	VDD_IO	I/O	<b>SoundWire Serial Data Input and Output 0.</b> Primary serial data input and output of the SoundWire peripheral interface.	_	_
SWIRE_DATA1	12	VDD_IO	I/O	<b>SoundWire Serial Data Input and Output 1.</b> Serial data input and output of the SoundWire peripheral interface.	_	_
TESTI	31	_	I	Test Input Pin. Must be connected to ground.	_	_
TESTO	54	_	0	Test Output Pin. Must be left floating.	_	_
TIP_SENSE	50	VDD_P	I	<b>Tip Sense.</b> Sense pin to detect headphone plug. Can be set to wake the system. Independently configurable to be debounced on plug and unplug events.	_	_
VDD_A	82	Power	I	Analog Power Supply. Power supply for internal analog circuits.	_	_
VDD_AMP	65, 69, 70, 71	Power	I	Amplifiers 1 and 2 Power Supply.	_	_
VDD_CP	33	Power	I	<b>Charge Pump Power.</b> Charge pump power supply for amplifiers 3 and 4.	_	_
VDD_D	5	Power	I	<b>Digital Core Power Supply.</b> Power supply for internal digital circuits.	_	_
VDD_IO	6	Power	I	I/O Power Supply. Power supply for external interface and internal digital logic.		_
VDD_P	30, 57, 76	Power	I	<b>High Voltage Supply.</b> Power supply for the high voltage interface.		_
VREF1_FILT	83	VDD_A	I	<b>Voltage Reference.</b> Reference voltage for internal ADCs and amplifiers 3 and 4.		_
VREF2_FILT	84	VDD_A	I	<b>Voltage Reference.</b> Reference voltage for internal amplifiers 1 and 2.	_	_



#### 1.5 Termination of Unused Pins

Some systems may not need to connect to all of the device pins. Table 1-3 shows the recommended termination for any permanently unused pins. A pin that is connected to other circuits but is only occasionally active is not required to follow the terminations shown.

Table 1-3. Recommended Termination of Unused Pins

Termination
Float
rioat
_
1
1
1
-
Grounded
-
1
-
-
-
-
-
-
-
-
Dullod bird
Pulled high
Float or Tie to VDD_IO

<sup>1.</sup>TESTO is only available in the QFN package.

<sup>2.</sup>AMP3 SENSE must not be grounded if AMP3 OUT is used.

<sup>3.</sup>AMP4\_SENSE must not be grounded if AMP4\_OUT is used.

<sup>4.</sup> While the no connect (NC) pins on the QFN package have no internal connection to circuitry, it is recommended to connect them to GND\_D.

<sup>5.</sup> VDD AMP must be grounded for configurations that do not require speakers.



## 1.6 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS42L43 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to JEDEC ESD protection standards JS-001-2017 and JS-001-2018.



## 2 Typical Connections

## 2.1 Typical Connection Diagrams




Figure 2-1. Typical Connection Diagram—Non-DSP Use Case, Separate ADC1 Ground






Figure 2-2. Typical Connection Diagram—Non-DSP Use Case, Shared ADC1 Ground




Figure 2-3. Typical Connection Diagram—DSP Use Case

#### Notes

- 1. A pull-up resistance of 10 k $\Omega$  or greater is recommended. R<sub>P I</sub> value can be determined by the  $\overline{IRQ}$  pin specification in Table 3-30.
- 2. R<sub>P I2C</sub> values can be determined by the I2C pull-up resistance specification in Table 3-25.
- 3. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifiers' supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal



values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for maximum output power and minimum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by ±20%). A 0402-size or larger package is recommended.

- 4. Series resistance in the path of the power supplies must be avoided. Any voltage drop on charge pump fly nodes directly affects the charge-pump supplies and clips the audio output.
- 5. Lowering capacitance below the value shown affects PSRR, THD+N performance, ADC-DAC isolation and intermodulation, and interchannel isolation and intermodulation.
- 6. Connect to ground or a reference clock source.



## 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

**Table 3-1. Parameter Definitions** 

Parameter	Definition
Channel separation	Left-to-right and right-to-left channel separation is the difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
Common-mode rejection ratio (CMRR)	The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60 dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
, ,	The ratio of the rms value of all the spectral components of the muted output over the specified measurement bandwidth relative to a full-scale output signal.
Gain drift	The change in gain value with temperature, expressed in ppm/°C units.
Gain accuracy	The difference between the actual gain and the nominal gain.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel gain mismatch	The gain difference between left and right channel pairs. Interchannel gain mismatch is expressed in dB.
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Offset error	The deviation of the midscale transition (111111 to 000000) from the ideal.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion (THD)	The ratio of the RMS sum of the harmonic distortion products in the specified bandwidth <sup>1</sup> relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz or 20 Hz–80 kHz) relative to the rms value of the signal. THD+N is measured at –1 dBFS for the analog input and at 0 dB (or as otherwise specified in the table) for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.

<sup>1.</sup>All performance measurements are specified with a 20 kHz low-pass brick-wall filter and, where noted, an A-weighted filter. The low-pass filter removes out-of-band noise.

#### **Table 3-2. Recommended Operating Conditions**

Test conditions: Ground = GND\_A = GND\_D = GND\_CP = GND\_AMP1/2 = 0 V; voltages are with respect to ground.

	Parameter		Symbol	Minimum	Maximum	Unit
DC power	Charge pump		VDD_CP	1.66	1.94	V
supply	LDO regulator for digital <sup>1</sup>	LDO_EN = 0	VDD_D	1.10	1.30	V
	Serial interface control port	1.8 V nominal	VDD_IO	1.66	1.94	V
	Analog		VDD_A	1.66	1.94	V
	Main power supply	Functional range <sup>2,3</sup>	VDD_P	2.50	5.25	V
		Parametric performance range 4		3.20	5.25	V
		Parametric performance with stereo HS MIC support 5		3.30	5.25	V
	Class D supplies		VDD_AMP	4.75	5.25	V
External volta	ge applied to pin <sup>6,7</sup>	TIP_SENSE pin	V <sub>TIPSENSE</sub>	CP_FILT_N	VDD_P	V
		CP_FILT_P/N domain pins 8	$V_{CP\_FILT}$	CP_FILT_N	VDD_P	V
		VDD_IO domain pins	$V_{VDD\_IO}$	_ 0 _	VDD_IO	V
		VDD_A domain pins	V <sub>VDD</sub> A	0	VDD_A	V
		VDD_P domain pins	V <sub>VDD</sub> P	0	VDD_P	V
		RING_SENSE pin	V <sub>RINGSENSE</sub>	0	VDD_P	V



#### Table 3-2. Recommended Operating Conditions (Cont.)

Test conditions: Ground = GND\_A = GND\_D = GND\_CP = GND\_AMP1/2 = 0 V; voltages are with respect to ground.

Parameter		Symbol	Minimum	Maximum	Unit
Ambient temperature	Functional range <sup>2</sup>	T <sub>A</sub>	-40	+85	°C
	Parametric performance range 4		<b>–10</b>	+70	°C
VDD_AMP supply ramp rate		_	0.0017	0.1	V/µs

**Note:** The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and/or parametric performance are not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

- 1.If LDO\_EN is asserted, no external voltage must be applied to VDD\_D and VDD\_IO must be within the recommended operating range specified in Table 3-2. When LDO\_EN is asserted, the VDD\_D pin outputs 1.2 V. The minimum high input for LDO\_EN is 1.2 V. It can be connected to 1.2 V, 1.8 V, 3.3 V, or 5 V supplies to enable the LDO.
- 2. Defined as the range that the CS42L43 is capable of operating functionally, but may not meet all parametric specifications.
- 3. The following are affected when VDD\_P < 3.0 V: HSBIAS, charge pump LDO, TIP\_SENSE threshold, and RING\_SENSE threshold.
- 4. Defined as the range that the CS42L43 is capable of operating functionally, and meets all parametric specifications.
- 5. To support unplug detection of a stereo MIC jack if MICBIAS is set to 2.75 V, VDD P must be at least 3.3 V.
- 6. The maximum over/undervoltage is limited by the input current.
- 7. Section 1.2 and Section 1.4 list the power supply domain in which each CS42L43 pin resides.
- 8.CP FILT P/N is specified in Table 3-16.

#### Table 3-3. Absolute Maximum Ratings

Test conditions: Ground = GND A = GND D = GND CP = GND AMP1/2 = 0 V; voltages are with respect to ground.

	Parameter	Symbol	Min	Max	Unit
DC power supply	Charge pump, LDO, serial/control, analog	VDD_IO, VDD_A, VDD_CP	-0.3	2.33	V
	Digital core	VDD_D	-0.3	1.55	V
	Main power	VDD_P	-0.3	6.3	V
	Class D	VDD_ĀMP	-0.3	6.3	V
Input current 1		l <sub>in</sub>	_	±10	mA
Ambient operating temperature (	(power applied)	T <sub>A</sub>	-50	+115	°C
Storage temperature		T <sub>stg</sub>	-65	+150	°C

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1.Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

#### Table 3-4. Combined ADC On-Chip Analog and Digital Filter Characteristics

Test conditions (unless specified otherwise): Signal inputs AC-coupled with 1  $\mu$ F; GND\_A = GND\_CP = 0 V; voltages are with respect to ground; typical performance data taken with VDD\_IO = VDD\_A = 1.8 V, VDD\_P = 3.3 V,  $T_A$  = +25°C; min/max performance data taken with VDD\_A = 1.66–1.94 V; VDD\_IO = 1.8 V, VDD\_P = 3.2–5.25 V,  $T_A$  = +25°C; DECIMn\_WNF\_EN = 0 and DECIMn\_HPF\_EN = 0; entire path characteristics including AFE + ADC + serial port.

	Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
LPF passband (normalized to 28.33×10–3 •Fs)	Fs ≤ 48 kHz	-0.17 dB corner	0.417	_	_	Fs
(normalized to 28.33×10 <sup>-3</sup> •Fs)		–3 dB corner	_	0.428	_	Fs
	Fs = 96 kHz	-0.38 dB corner	0.417	_	_	Fs
		–3 dB corner	_	0.428	-	Fs
Passband ripple		Fs ≤ 48 kHz	-0.17	_	0.11	dB
(DC to LPF passband corner; normalize	(DC to LPF passband corner; normalized to 28.33×10 <sup>-3</sup> • Fs)			_	0.2	dB
Transition band (0.5•Fs to 0.55•Fs)			50	_	_	dB
Stopband attenuation 1 (0.55•Fs to 3•Fs	) <sup>2</sup>		80	_	_	dB
Stopband attenuation 2 (3•Fs to 10•Fs)	2		120	_	_	dB
ADCn_INy_x-to-ASP_DOUT group dela	y @1 kHz (ASP output)	Fs = 48 kHz	_	_	10/Fs	S
		Fs = 96  kHz	_	_	10/Fs	s
ADCn_INy_x-to-SWIRE_DATAn group of	Fs = 48 kHz	_	_	11/Fs	S	
output)		Fs = 96 kHz	_	_	11/Fs	S

<sup>1.</sup> Response scales with Fs (internal sample rate, based on MCLK\_IN). Specifications are normalized to Fs and are denormalized by multiplying by Fs.

<sup>2.</sup> Measurement is with high frequency out of band tone amplitude set to -24 dBFS with PGA setting = 0 dB and Fs = 48 kHz. Additionally, measurement may be limited by measuring equipment and/or noise floor.



#### Table 3-5. Combined PDM Input and On-Chip Digital Filter Characteristics

Test conditions (unless specified otherwise): GND\_A = GND\_CP = 0 V; voltages are with respect to ground; typical performance data taken with VDD\_IO = VDD\_A = 1.8 V, VDD\_P = 3.3 V,  $T_A = +25^{\circ}C$ ; min/max performance data taken with VDD\_A = 1.66–1.94 V; VDD\_IO = 1.8 V, VDD\_P = 3.2–5.25 V,  $T_A = +25^{\circ}C$ ; DECIMn\_WNF\_EN = 0 and DECIMn\_HPF\_EN = 0; entire path characteristics including decimators and serial port.

	Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
LPF passband	Fs ≤ 48 kHz	–0.17 dB corner	0.417		_	Fs
(normalized to 28.33×10 <sup>-3</sup> •Fs)		–3 dB corner	_	0.428	_	Fs
	Fs = 96 kHz	-0.38 dB corner	0.417		_	Fs
		–3 dB corner	_	0.428	_	Fs
Passband ripple		Fs ≤ 48 kHz	-0.17		0.11	dB
(DC to LPF passband corner; normalized	d to 28.33×10−3 • Fs)	Fs = 96 kHz	-0.38	I	0.2	dB
Transition band (0.5•Fs to 0.55•Fs)			50	_	_	dB
Stopband attenuation 1 (0.55•Fs to 3•Fs	)2		80	_	_	dB
Stopband attenuation 2 (3•Fs to 10•Fs) <sup>2</sup>	' ' ' f	1.536 MHz with Fs = 32 kHz and PDM = 768 kHz with Fs = 16 kHz	120	_	_	dB
		= 1.536 MHz with Fs = 32 kHz or PDM = 768 kHz with Fs = 16 kHz	100	_	_	dB
PDMn_DIN-to-ASP_DOUT group delay (ASP output)	for Fs ≤ 48 kHz	–0.1 dB HPF corner to 0.333•Fs	_	_	10/Fs	s
PDMn_DIN-to-ASP_DOUT group delay (ASP output)	for Fs = 96 kHz	-0.1 dB HPF corner to 0.333•Fs	_		11/Fs	ø
PDMn_DIN-to-SWIRE_DATAn group de (SoundWire output)	lay for Fs ≤ 48 kHz	-0.1 dB HPF corner to 0.333•Fs	_	_	13/Fs	s
PDMn_DIN-to-SWIRE_DATAn group de (SoundWire output)	lay for Fs =96 kHz	-0.1 dB HPF corner to 0.333•Fs	_	_	14/Fs	s
Offset error		DECIMn_HPF_EN = 1	120	_	132	LSB
Turn-on time			_	_	10	ms
Volume control range			-64	_	31.5	dB
THD+N, -1 dBFS input		Tone < Fs <sub>(OUT)</sub> /2	_	<b>–</b> 75	_	dB

<sup>1.</sup>Response scales with Fs (internal sample rate, based on MCLK\_IN). Specifications are normalized to Fs and are denormalized by multiplying by Fs.

#### Table 3-6. ADC Digital High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): Specifications represent the frequency response of the entire path with DECIMn\_WNF\_EN = 0, and DECIMn\_HPF\_EN = 1.

	Parameter			Typical	Maximum	Unit
Passband	-0.1 dB corner	DECIMn HPF CF = 00	_	_	9	Hz
		DECIMn_HPF_CF = 01	_	_	36	Hz
		DECIMn HPF CF = 10	_	_	144	Hz
		DECIMn_HPF_CF = 11	_	_	288	Hz
	-3 dB corner	DECIMn HPF CF = 00	_	3	_	Hz
		DECIMn_HPF_CF = 01	_	12	_	Hz
		DECIMn_HPF_CF = 10	_	48	_	Hz
		DECIMn_HPF_CF = 11	_	96	-	Hz
Passband ripple	(–0.05 dB corner to 0.417•Fs; normali	zed to 0.417•Fs) 1	-0.05	_	0.05	dB

 $<sup>1.</sup> Response \ scales \ with \ Fs \ (based \ on \ MCLK_{INT}). \ Specifications \ are \ normalized \ to \ Fs \ and \ are \ denormalized \ by \ multiplying \ by \ Fs.$ 

<sup>2.</sup>Measurement is with high frequency out of band tone amplitude set to -10 dBFS with PGA setting = 0 dB and Fs = 48 kHz. Additionally, measurement may be limited by measuring equipment and/or noise floor.



#### Table 3-7. Wind-Noise Digital Filter Characteristics

Test conditions (unless specified otherwise): Fs = 16/24/32/48/96 kHz; ADC HPF disabled (DECIMn HPF EN = 0).

	Parameter 1,2		Minimum	Typical	Maximum	Unit
Passband	-3.0 dB corner	DECIMn_WNF_CF = 000	_	160	_	Hz
		DECIMn_WNF_CF = 001	_	180	_	Hz
		DECIMn WNF CF = 010	_	200	_	Hz
		DECIMn_WNF_CF = 011	_	220	_	Hz
		DECIMn_WNF_CF = 100	_	240	_	Hz
		DECIMn_WNF_CF = 101	_	260	_	Hz
		DECIMn_WNF_CF = 110	_	280	_	Hz
		DECIMn_WNF_CF = 111		300	_	Hz
	-0.05 dB corner	DECIMn_WNF_CF = 000	_	280	_	Hz
		DECIMn WNF CF = 001	_	315	_	Hz
		DECIMn_WNF_CF = 010	_	350	_	Hz
		DECIMn_WNF_CF = 011	_	385	_	Hz
		DECIMn_WNF_CF = 100	_	420	_	Hz
		DECIMn_WNF_CF = 101	_	455	_	Hz
		DECIMn_WNF_CF = 110	_	490	_	Hz
		DECIMn_WNF_CF = 111	_	525	_	Hz
Passband ripple (-0.05 dB corne	er to 0.417•Fs; normal	ized to 0.417•Fs)	-0.15	_	0.15	dB
Filter settling time		DECIMn_WNF_CF = 000	7.7	8.0	8.3	ms
		DECIMn_WNF_CF = 001	6.7	7.0	7.3	ms
		DECIMn_WNF_CF = 010	5.9	6.2	6.5	ms
		DECIMn_WNF_CF = 011	5.5	5.8	6.1	ms
		DECIMn_WNF_CF = 100	5.0	5.3	5.6	ms
		DECIMn_WNF_CF = 101	4.6	4.9	5.2	ms
		DECIMn_WNF_CF = 110	4.2	4.5	4.8	ms
		DECIMn_WNF_CF = 111	4.0	4.3	4.6	ms

<sup>1.</sup> Responses are clock dependent and scale with Fs.

# Table 3-8. Combined DAC Digital, On-Chip Analog, and AMP3/4\_OUT (Headphone Output) Filter Characteristics Test conditions (unless specified otherwise): T<sub>A</sub> = +25°C; MCLK\_IN = 12 MHz, MCLK\_SRC\_SEL = 0, Fs = 48 kHz; path is internal routing engine to AMP3/4\_OUT, analog and digital gains are all set to 0 dB; HPF disabled.

Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
Passband (normalized to 0.417× 10 <sup>-3</sup> Fs)	-0.05 dB corner	_	0.48		Fs
	-3.0 dB corner	_	0.50	_	Fs
Passband ripple (0.417 ×10 <sup>-3</sup> Fs to 0.417 Fs; normalized to 0.417 × 10 <sup>-3</sup> Fs)			_	0.063	dB
Stopband attenuation (0.545 Fs to Fs)		60	_	_	dB
Total group delay <sup>2</sup> (ASP input)		_	9.35/Fs	_	s
Total group delay <sup>2</sup> (SoundWire input)		<del></del>	10.35/Fs	_	S

<sup>1.</sup> Response scales with Fs (based on internal MCLK\_IN). Specifications are normalized to Fs and denormalized by multiplying by Fs.

#### Table 3-9. AMP3/4\_OUT (Headphone Output) High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; TA = +25°C.

Parameter 1			Typical	Maximum	Unit
Passband (normalized to 0.417 Fs)	-0.05 dB corner	_	0.180×10 <sup>-3</sup>	_	Fs
	-3.0 dB corner	_	19.5×10 <sup>−6</sup>	_	Fs
Passband ripple (0.417 $\times$ 10 <sup>-3</sup> Fs to 0.417 Fs; normalized to 0.417 Fs)		_	_	0.015	dB
Phase deviation @ 0.453 × 10 <sup>-3</sup> Fs		_	2.45	_	٥
Filter settling time <sup>2</sup>		_	24.5×10 <sup>3</sup> /Fs	_	S

<sup>1.</sup> Response scales with Fs (internal sample rate, based on MCLK\_IN). Specifications are normalized to Fs and are denormalized by multiplying by Fs.

<sup>2.</sup> Wind-noise HPF characteristics apply only if the given filter is enabled (DECIMn WNF EN = 1). Otherwise, the signal is unaffected by this block.

<sup>2.</sup> Informational only; group delay cannot be measured for this block by itself. An additional 5.5/Fs group delay may be present through the serial ports and internal audio bus

<sup>2.</sup>Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.



#### Table 3-10. ADCn\_INy\_x-to-Serial Data Out Characteristics (0.5 V<sub>RMS</sub> Maximum Input Voltage)

Test conditions (unless specified otherwise): Path is ADCn\_INx to decimator to SoundWire Data Port output or ASP\_DOUT; Input is a full-scale 1 kHz sine wave; voltages are with respect to ground; typical performance data taken with VDD\_A = VDD\_IO = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.3 V; min/max performance data taken with VDD\_A = 1.66–1.94 V, VDD\_IO = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.3 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; Fs = 48 kHz; Internal MCLK = MCLK<sub>INT</sub> = 12.288 MHz or 24.576 MHz; PGAn\_WIDESWING\_MODE\_EN = 0; Specifications valid for AC-coupled, pseudo-differential inputs except where noted.

	Parameter		Minimum	Typical	Maximum	Unit
	PGA setting: –6 dB	A-weighted	84	90	_	dB
(see definition in Table 3-1), input =		Unweighted	81	87	_	dB
fully-/pseúdo-	PGA setting: 0 dB	A-weighted	88	94	_	dB
differential		Unweighted	85	91	_	dB
	PGA setting: +6 dB	A-weighted	86	92	_	dB
		Unweighted	83	89	_	dB
	PGA setting: +12 dB	A-weighted	82	88	_	dB
		Unweighted	79	85	_	dB
	PGA setting: +18 dB	A-weighted	77	80	_	dB
		Unweighted	74	77	_	dB
Input-referred, idle-	channel integrated noise	PGA setting = -6 dB	_	24	48	μVrms
		PGA setting = 0 dB	_	15	30	μVrms
	T	PGA setting = +18 dB	_	9.5	14	μVrms
Total harmonic distortion + noise	PGA setting: –6 dB	–1 dBFS	_	<del>-</del> 81	-76	dB
(see definition in	PGA setting: 0 dB	–1 dBFS	_	-86	-76	dB
Table 3-1)	PGA setting: +18 dB	–1 dBFS	_	-70	-64	dB
Common-mode reje	ection <sup>3</sup>		55	73	_	dB
Accuracy	Interchannel gain mismatch (see definition	in Table 3-1) <sup>4</sup>	-0.2	_	0.2	dB
	Gain drift (defined in Table 3-1) <sup>5</sup>	-175	_	175	ppm/°C	
	PGA gain accuracy (see definition in Table	-0.25	_	0.25	dB	
	Offset error <sup>5</sup>	DECIMn_HPF_EN = 1	120	127	132	LSB
		DECIMn_HPF_EN = 0	-35,000	-1,500	35,000	LSB
Input	AMP3/4 (HP) amplifier-to-ADC isolation <sup>6</sup>	HP load = $5 kΩ$	84	90	_	dB
		HP load = 30 Ω	77	83	_	dB
	AMP1/2 (Speaker) amplifier-to-ADC isolation	·	75	80	_	dB
	Interchannel isolation 8	20 Hz–20 kHz	80	90	_	dB
	Full-scale signal input	PGA setting: –6 dB				Vpk
	voltage <sup>9,10</sup> , Pseudo-differential input	PGA setting: 0 dB	0.40•VDD_A		0.43•VDD_A	Vpk
		PGA setting: +6 dB	_	0.207•VDD_A	_	Vpk
		PGA setting: +12 dB	_	0.104•VDD_A	_	Vpk
	L C L.	PGA setting: +18 dB	<u> </u>	0.052•VDD_A	_	Vpk
	Input impedance	ADCn_EN = 1	40	50	_	kΩ
		ADCn_EN = 0	500	_		kΩ
	Input common-mode voltage		0	_	0.87•VDD_A	V
Turn-on time <sup>11</sup>				_	10	ms

1.ADCn\_INy\_x dynamic range test configuration is shown here for the mic-bias use case. Due to the voltage divider formed between the internal 2.21 kΩ resistor and the external 2.21 kΩ resistor, a –54 dBFS signal is applied to achieve a –60 dBFS signal at ADCn\_INy\_P pin.

2.ADCn\_INy\_x dynamic range test configuration is shown here for the line-in use case.

3.ADCn INy x CMRR test configuration.

HSBIAS\_FILT
HSBIAS\_FILT
HSBIAS\_FILT\_REF
HS3/4
ADCn\_INy\_P
ADCn\_INy\_N

1 µF
ADCn\_INy\_N

1 µF
ADCn\_INy\_N

ADCn\_INy\_N

ADCn\_INy\_N

ADCn\_INy\_N

4. Measurements taken at all defined full-scale signal input voltages.

5.ASP DOUT code with DECIMn HPF EN = 1




- 6.Measured with the following settings: ADCn\_PGA\_GAIN = +18 dB, HPx\_PATH\_VOL = 0 dB for 30 Ω and 5 kΩ load. Measured without external connections associated with the headset.
- 7.Measured with the following settings: ADCn\_PGA\_GAIN = +18 dB, SPKRx\_PATH\_VOL = 0 dB for 8 Ω load. Measured without external connections associated with the speaker.
- 8. Measured between both input pairs (ADCn\_INy\_P to ADCn\_INy\_N) with 0 dB PGA gain.
- 9.ADC full-scale input voltage is measured between ADCn\_INy\_P to ADCn\_INy\_N.
- 10.If a differential common-mode input voltage is applied to the ADCn\_INy\_x pins, the digital domain's overflow interrupt (DECIM\_CHn\_OVF\_INT may not trigger even if the analog front-end exceeds the full-scale signal input voltage specification.
- 11.Turn-on time is measured from the ADCn\_EN = 1 ACK signal to when data comes through an ASP port, with DC-coupled inputs and ADCn\_QUICKCHG\_EN = 0.

#### Table 3-11. ADCn\_INy\_x-to-Serial Data Out Characteristics (1 V<sub>RMS</sub> Maximum Input Voltage)

Test conditions (unless specified otherwise): Path is ADCn\_INx to decimator to SoundWire Data Port output or ASP\_DOUT; Input is a full-scale 1 kHz sine wave; voltages are with respect to ground; typical performance data taken with VDD\_A = VDD\_IO = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.3 V; min/max performance data taken with VDD\_A = 1.66–1.94 V, VDD\_IO = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.3 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; Fs = 48 kHz; Internal MCLK = MCLK<sub>INT</sub> = 12.288 MHz or 24.576 MHz; PGAn\_WIDESWING\_MODE\_EN = 1; Specifications valid for AC-coupled, pseudo-differential inputs except where noted.


	Parameter		Minimum	Typical	Maximum	Unit
Dynamic range 1, 2	PGA setting: -6 dB	A-weighted	90	93	_	dB
(see definition in Table 3-1), input =		Unweighted	84	90	_	dB
fully-/pseúdo-	PGA setting: 0 dB	A-weighted	85	91	_	dB
differential		Unweighted	82	88	_	dB
	PGA setting: +6 dB	A-weighted	83	89	_	dB
		Unweighted	80	86	_	dB
	PGA setting: +12 dB	A-weighted		86	_	dB
		Unweighted		83	_	dB
	PGA setting: +18 dB	A-weighted		81	_	dB
		Unweighted		78		dB
Input-referred, idle-d	channel integrated noise	PGA setting = -6 dB		65 41	130	μVrms
		PGA setting = 0 dB PGA setting = +18 dB		16	82 32	μVrms μVrms
Total harmonic	PGA setting: –6 dB	-1 dBFS	_	-80	-75	dB
distortion + noise	PGA setting: 0 dB	-1 dBFS	_	-82	-75 -75	dB
(see definition in	PGA setting: 0 dB	-1 dBFS		-02 -70	-75 -64	dВ
Table 3-1)		-1 UBF 5		_	-04	
Common-mode reje			55	73	_	dB
Accuracy	Interchannel gain mismatch <sup>4</sup>		-0.2	_	0.2	dB
	Gain drift <sup>5</sup>		<b>–175</b>	_	175	ppm/°C
	PGA gain accuracy (see definition in Table 3	· ·	-0.25	_	0.25	dB
	Offset error <sup>5</sup>	DECIMn_HPF_EN = 1		127	132	LSB
		DECIMn_HPF_EN = 0		-1,500	35,000	LSB
Input	AMP3/4 (HP) amplifier-to-ADC isolation <sup>6</sup>	HP load = $5 kΩ$	84	90	_	dB
		HP load = $30 Ω$	77	83	_	dB
	AMP1/2 (Speaker) amplifier-to-ADC isolation	•	75	80	_	dB
	Interchannel isolation 8	20 Hz–20 kHz	80	90	_	dB
	Full-scale signal input voltage <sup>9,10</sup> ,	PGA setting: -6 dB	0.80•VDD_A	0.83•VDD_A	0.86•VDD_A	Vpk
	Voltage ७,10,  Pseudo-differential input	PGA setting: 0 dB	0.40•VDD_A		0.43•VDD_A	Vpk
	. Soudo amoroman mpar	PGA setting: +6 dB		0.207•VDD_A	_	Vpk
		PGA setting: +12 dB PGA setting: +18 dB		0.104•VDD_A 0.052•VDD_A		Vpk Vpk
	Input impedance	ADCn EN = 1	40	50	_	kΩ
		ADCII_EN = 1 ADCn EN = 0	500	50 —	_	kΩ
	Input common-mode voltage	/\DOI\_EI\ = 0	0		0.87•VDD A	V
Turn-on time <sup>11</sup>	input continuit-mode voltage		U	_	10.87*VDD_A	
rum-on ume "			_	_	10	ms

1.ADCn\_INy\_x dynamic range test configuration is shown here for the mic-bias use case. Due to the voltage divider formed between the internal 2.21 kΩ resistor and the external 2.21 kΩ resistor, a –54 dBFS signal is applied to achieve a –60 dBFS signal at ADCn\_INy\_P pin.





2.ADCn INy x dynamic range test configuration is shown here for the line-in use case.



- 3.ADCn\_INy\_x CMRR test configuration.
- 4. Measurements taken at all defined full-scale signal input voltages.
- 5.ASP\_DOUT code with DECIMn\_HPF\_EN = 1
- 6.Measured with the following settings: ADCn\_PGA\_GAIN = +18 dB, HPx\_PATH\_VOL = 0 dB for 30 Ω and 5 kΩ load. Measured without external connections associated with the headset.
- 7.Measured with the following settings: ADCn\_PGA\_GAIN = +18 dB, SPKRx\_PATH\_VOL = 0 dB for 8 Ω load. Measured without external connections associated with the speaker.
- 8. Measured between both input pairs (ADCn\_INy\_P to ADCn\_INy\_N) with 0 dB PGA gain.
- 9.ADC full-scale input voltage is measured between ADCn\_INy\_P to ADCn\_INy\_N.
- 10.If a differential common-mode input voltage is applied to the ADCn\_INy\_x pins, the digital domain's overflow interrupt (DECIM\_CHn\_OVF\_INT may not trigger even if the analog front-end exceeds the full-scale signal input voltage specification.
- 11.Turn-on time is measured from the ADCn\_EN = 1 ACK signal to when data comes through an ASP port, with DC-coupled inputs and ADCn\_QUICKCHG\_EN = 0.


#### Table 3-12. Serial Data In-to-AMP3/4\_OUT (Headphone Output) Characteristics

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; input test signal is a 24-bit full-scale 997 Hz sine wave with 1 LSB of triangular PDF dither applied; GND\_A = GND\_CP = 0 V; voltages are with respect to ground; typical performance data taken with VDD\_CP = VDD\_A = VDD\_IO = 1.8 V, VDD\_P = 3.3 V, T<sub>A</sub> = +25°C; ADPTPWR\_MODE = 111 (adapt to signal); min/max performance data taken with VDD\_CP = VDD\_A = 1.66–1.94 V, VDD\_IO = 1.8 V, VDD\_P = 3.3 V, T<sub>A</sub> = +25°C; for 48 kHz Fs (default condition) measurement bandwidth is 20 Hz–20 kHz; MCLK\_IN input = Internal MCLK = MCLK<sub>INT</sub> = 24.576 MHz, PLL disabled; mixer attenuation and digital volume = 0 dB.

		Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
$R_{L} = 3 k\Omega$ VDD_P Mode	Dynamic range	24 bit	A-weighted		114	_	dB
VDD_P Mode			unweighted	105	111	_	dB
	THD+N <sup>2</sup>	24 bit	0 dB	_	-90	-81	dB
			-20 dB	_	<del>-83</del>		dB
		40.14	-60 dB		<b>-51</b>	<b>-46</b>	dB
		16 bit	0 dB -20 dB	_	–88 –73	-80	dB dB
			-20 dB -60 dB		-73 -33		dB dB
	Idle channel noise (A-weighted)			_	2.0	_	μV
	Full-scale output volt	tage <sup>3</sup>		1.50•VDD_A	1.58•VDD_A	1.66•VDD_A	$V_{PP}$
$R_L = 30 \Omega$	Dynamic range	24 bit	A-weighted		114	_	dB
VDD_P Mode			unweighted	105	111	_	dB
	THD+N <sup>2</sup>		Pout = 10 mW		-93	_	dB
			Pout = 33.7 mW		<del>-</del> 85	<del>-</del> 79	dB
	Full-scale output volt	tage <sup>3</sup>		1.50•VDD_A	1.58•VDD_A	1.66•VDD_A	$V_{PP}$
	Output power <sup>2</sup>			_	33.7	_	mW
R <sub>L</sub> = 15 Ω VDD CP Mode	Dynamic range	24 bit	A-weighted		108	_	dB
(DACx PATH			unweighted		105	_	dB
(DACx_PATH_ VOL = -6 dB)	THD+N <sup>2</sup>		Pout = 16.8 mW		<del>-</del> 85	<del>-</del> 79	dB
	Full-scale output volt	tage <sup>3</sup>		0.71•VDD_A	0.79•VDD_A	0.86•VDD_A	$V_{PP}$
	Output power 2			_	16.8	_	mW
$R_L = 15 \Omega$	Dynamic range	24 bit	A-weighted		108	_	dB
VDD_P Mode			unweighted	99	105	_	dB
Other	Interchannel isolation	n <sup>3</sup> (5 kΩ)	217 Hz	_	90	_	dB
characteristics (Table 3-1			1 kHz	_	90	_	dB
gives		0 (55.5)	20 kHz	_	80	_	dB
parameter definitions)	Interchannel isolation	n <sup>3</sup> (30 Ω)	217 Hz	_	90	_	dB
dominiono)			1 kHz 20 kHz	_	90 70	_	dB dB
	Output offset voltage	e: mute <sup>3,4</sup> (ANA MUTE x = 1)			±0.5	±1.0	mV
	Output offset voltage		)	_		-	
			Normal aparation 3	15	±0.5	±2.5	mV
	Load resistance (R <sub>L</sub> )		Normal operation <sup>3</sup>		_	_	Ω
	Load capacitance (C	L) <sup>3,3</sup>		_		10	nF
	Turn-on time <sup>6</sup>			_		35	ms



- 1. One LSB of triangular PDF dither is added to data.
- 2.Because VDD\_CP settings lower than VDD\_A reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.
- 3.HP output test configuration. Symbolized component values are specified in the test conditions above.



- 4. Assumes no external impedance on HSx/HSx REF. External impedance on HSx/HSx REF affects the offset and step deviation.
- 5. Amplifier is guaranteed to be stable with either headphone load setting.
- 6.Turn-on time is measured from when the HP\_EN = 1 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.

#### Table 3-13. Serial Data In-to-AMP1/2 OUT (Speaker Output) Characteristics

Test conditions (unless specified otherwise): VDD\_IO = VDD\_CP = VDD\_A = 1.8 V, VDD\_D = 1.2 V; VDD\_AMP = VDD\_P = 5.0 V; T<sub>A</sub> = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; 24-bit audio data.

	Parameter		Minimum	Typical	Maximum	Units
Speaker output driver (AMP1/2_OUT_P + AMP1/2_	DC offset at Load		_	300	_	μV
(AMP1/2_OUT_P + AMP1/2_  OUT_N)	VDD_AMP leakage current		_	1	_	μA
001_11)	Load resistance	Normal operation	4	_	_	Ω
	Load capacitance		_	_	200	pF
DAC to speaker output (AMP1/2_OUT_P + AMP1/2_	Maximum output power 1	VDD_AMP = 5.0 V, 1% THD+N	_	1.3	_	W
(AMP1/2 OUT P + AMP1/2 OUT N, Load = 8 Ω, 22 μH, BTL)	SNR	A-weighted, output signal = 2.83 V <sub>RMS</sub>	_	123	_	dB
	Dynamic range	A-weighted, –60 dBFS input	92	102	_	dB
	THD	P <sub>O</sub> = 1.0 W	_	-60	_	dB
	THD+N	P <sub>O</sub> = 1.0 W	_	-60	_	dB
	THD	P <sub>O</sub> = 0.5 W	_	-70	_	dB
	THD+N	P <sub>O</sub> = 0.5 W	_	-70	-60	dB
	Output noise floor	A-weighted	_	1.3	_	$\mu V_{RMS}$
DAC to speaker output (AMP1/2 OUT P + AMP1/2 OUT_N, Toad = 4 $\Omega$ , 15 $\mu$ H, BTL)	Maximum output power 1	VDD_AMP = 5.0 V, 1% THD+N (QFN)	_	2	_	W
(AMP1/2_OUT_P + AMP1/2_  OUT_N, Load = 4 Ω, 15 μH.		VDD_AMP = 5.0 V, 1% THD+N (CSP)	_	2.2	_	W
BTL)	SNR	A-weighted, output signal = 2.83 V <sub>RMS</sub>	_	123	_	dB
	Dynamic range	A-weighted, –60 dBFS input	_	102	_	dB
	THD	P <sub>O</sub> = 1.0 W		-71	_	dB
	THD+N	P <sub>O</sub> = 1.0 W	_	-70	_	dB
	THD	$P_{O} = 0.5 \text{ W}$	_	<del>-7</del> 1	_	dB
	THD+N	$P_{O} = 0.5 \text{ W}$	_	-70	_	dB
	Output noise floor	A-weighted	_	1.3	_	$\mu V_{RMS}$

<sup>1.</sup> This specification defines the capability of the device to deliver the specified power level at the conditions indicated for measurement purposes, using continuous sine waves. It is not intended to imply continuous sine-wave operation indefinitely at those power levels in a real application.

#### Table 3-14. HSBIAS/MICBIAS Characteristics

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_A and VDD\_P; typical performance data taken with VDD\_IO = VDD\_A = 1.8 V, VDD\_P = 3.6 V; min/max performance data taken with VDD\_A = 1.66–1.94 V, VDD\_IO = 1.8 V, VDD\_P = 3.2–5.25; I<sub>OUT</sub> = 500 μA; T<sub>A</sub> = +25°C; HSBIAS\_MODE = 2.7 V Mode.

	Parameter <sup>1</sup>		Minimum	Typical	Maximum	Unit
Output	BUTTON_DETECT_MODE	HSBIAS_MODE				
voltage <sup>2</sup>	0x (inactive/short detect only)	10 (2.0 V Mode)	1.40	1.86	2.15	V
	01 (short detect only)	11 (2.7 V Mode)	1.75	2.30	2.70	V
	11 (normal mode)	10 (2.0 V Mode) [3]	1.80	2.00	2.10	V
	00/11 (inactive/normal mode)	11 (2.7 V Mode)	2.61	2.75	2.86	V
DC output		HSBIAS_MODE = 10 (2.0 V Mode)	_	0.91	_	mA
current, I <sub>OUT</sub> 4		HSBIAS_MODE = 11 (2.7 V Mode)	-	1.2	_	mA
Integrated outpu	t noise, 2.7 V Mode (measured at HSx)	f = 100 Hz–20 kHz, T <sub>A</sub> = 25°C	_	_	4	μV <sub>RMS</sub>
Output resistance	ce. Rout <sup>2</sup>		2.18	2.21	2.24	kΩ



#### Table 3-14. HSBIAS/MICBIAS Characteristics (Cont.)

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_A and VDD\_P; typical performance data taken with VDD\_IO = VDD\_A = 1.8 V, VDD\_P = 3.6 V; min/max performance data taken with VDD\_A = 1.66–1.94 V, VDD\_IO = 1.8 V, VDD\_P = 3.2–5.25; IOLIT = 500 µA; TA = +25°C; HSBIAS MODE = 2.7 V Mode.

	Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
Output resistan	Output resistance temperature variation $T_A = -40^{\circ}\text{C}$ to +85°C			_	%
Current-sense t	Current-sense trip point (mono MIC on HS3/HS4) HSBIAS SENSE TRIP = 000			_	μA
	HSBIAS_SENSE_TRIP = 001		24	_	μA
	HSBIAS_SENSE_TRIP = 010		43	_	μA
	HSBIAS_SENSE_TRIP = 011	_	52	_	μA
	HSBIAS_SENSE_TRIP = 100		61	_	μΑ
	HSBIAS_SENSE_TRIP = 101	_	71	_	μA
	HSBIAS_SENSE_TRIP = 110		90	_	μΑ
	HSBIAS_SENSE_TRIP = 111	_	99	_	μΑ
Current-sense	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 000	_	26	_	μΑ
trip point	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 001		35	_	μΑ
(stereo MIC on HS1 and	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 010		52	_	μA
HS2)	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 011	_	62	_	μΑ
,	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 100		70	_	μΑ
	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 101	-	79	_	μA
	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 110	-	97	_	μΑ
	HS1_BIAS_SENSE_TRIP_THRESH/HS2_BIAS_SENSE_TRIP_THRESH = 111	_	106	_	μA

- 1.If HSBIAS\_MODE = 01, or given combinations that are not shown above, the internal HSBIAS node is to be shorted to ground. Output from HSBIAS to HS3/HS4 or AMP3\_OUT/AMP4\_OUT can be controlled independently. When output pins are connected to the HSBIAS under this internally shorted to ground mode (e.g., HSBIAS\_MODE = 01), the output is pulled down to ground via an internal resistance of R<sub>OUT</sub> to the HS3/HS4 or AMP3\_OUT/AMP4\_OUT pins, which is, in turn, connected internally or externally to ground (per Section 2).
- 2. The output voltage is the unloaded, open-circuit voltage present at the HSx pin selected as HSBIAS output. AMP3\_SENSE and AMP4\_SENSE should be disconnected from AMP3 and AMP4 for HS1 and HS2.
- 3.To avoid ADC performance degradation, do not use ADCn INy x/HSx if BUTTON DETECT MODE = 11 and HSBIAS MODE = 10.
- 4. Specifies use limits for the normal operation and IN short conditions.

#### Table 3-15. Switching Specifications—HSBIAS/MICBIAS

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_A and VDD\_P; typical performance data taken with VDD\_IO = VDD\_A = VDD\_CP = 1.8 V, VDD\_P = 3.6 V; min/max performance data taken with VDD\_A = 1.66–1.94 V; VDD\_IO = VDD\_CP = 1.8 V; VDD\_P = 3.2–5.25; I<sub>OUT</sub> = 500 μA (not valid for fall time); T<sub>A</sub> = +25°C; AMP3\_SENSE and AMP4\_SENSE not connected.

	Parameter <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Unit
Bias rise time 2, 3	HSBIAS_RAMP = 00	t <sub>mb-rise</sub>	_	0.005	_	ms
	HSBIAS_RAMP = 01		_	9	_	ms
	HSBIAS_RAMP = 10			22	_	ms
	HSBIAS_RAMP = 11		_	43	_	ms
Bias fall time 4	HSBIAS_RAMP = 00	t <sub>mb-fall</sub>	_	3	_	ms
	HSBIAS_RAMP = 01			15	_	ms
	HSBIAS_RAMP = 10			35	_	ms
	HSBIAS_RAMP = 11			72	_	ms




#### Table 3-15. Switching Specifications—HSBIAS/MICBIAS (Cont.)


Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_A and VDD\_P; typical performance data taken with VDD\_IO = VDD\_A = VDD\_CP = 1.8 V, VDD\_P = 3.6 V; min/max performance data taken with VDD\_A = 1.66–1.94 V; VDD\_IO = VDD\_CP = 1.8 V; VDD\_P = 3.2–5.25;  $I_{OUT}$  = 500  $\mu$ A (not valid for fall time);  $I_{A}$  = +25°C; AMP3\_SENSE and AMP4\_SENSE not connected.

	Parameter <sup>1</sup>		Symbol	Minimum	Typical	Maximum	Unit
Bias transition time 5, 6	Condition 1 [7]	1.8 V → Hi-Z	t <sub>mb-tran</sub>	_	92	_	μs
		$2.0 \text{ V} \rightarrow \text{Hi-Z}$		_	92	_	μs
		$2.3 \text{ V} \rightarrow \text{Hi-Z}$		_	93	_	μs
	Condition 2 [8]	$2.7 \text{ V} \rightarrow 2.3 \text{ V}$	t <sub>mb-tran</sub>	_	43	_	μs
		$1.8 \text{ V} \rightarrow 2.3 \text{ V}$		_	34	_	μs
		$2.0 \text{ V} \rightarrow 2.3 \text{ V}$		_	32		μs
		$2.0 \text{ V} \rightarrow 2.7 \text{ V}$		_	21	_	μs
		$2.3 \text{ V} \rightarrow 1.8 \text{ V}$		_	40	_	μs
		$2.0 \text{ V} \rightarrow 1.8 \text{ V}$		_	20	_	μs
		$1.8 \text{ V} \rightarrow 2.0 \text{ V}$		_	10000	_	μs
		$1.8 \text{ V} \rightarrow 2.7 \text{ V}$		_	10000	_	μs
	Condition 3 [9]	Hi-Z → 1.8 V	t <sub>mb-tran</sub>	_	96	_	μs
		$Hi-Z \rightarrow 2.3 \text{ V}$		_	96	_	μs
	Condition 4 [9,10]	$2.7 \text{ V} \rightarrow 2.0 \text{ V}$	t <sub>mb-tran</sub>	_	0.02	_	ms
		$2.7 \text{ V} \rightarrow 1.8 \text{ V}$		_	0.03	_	ms
		$2.3 \text{ V} \rightarrow 2.0 \text{ V}$		_	10	_	ms
		$2.3 \text{ V} \rightarrow 2.7 \text{ V}$		_	10	_	ms
	Condition 5 [11]	$Hi-Z \rightarrow 2.7 \text{ V, HSBIAS\_RAMP} = 01$	t <sub>mb-tran</sub>	_	183	_	μs
		$Hi-Z \rightarrow 2.7 \text{ V, HSBIAS\_RAMP} = 10$		_	198	_	μs
		$Hi-Z \rightarrow 2.7 \text{ V}, \text{ HSBIAS}_RAMP = 11$		_	220	_	μs
Bias droop 12		Condition 2 [8]	$V_{\text{mb-droop}}$	_	_	650	mV
Bias startup-to-stable time 13		HSBIAS_RAMP = 00	t <sub>mb-startup</sub>	_	0.01	_	ms
		HSBIAS_RAMP = 01		_	14	_	ms
		HSBIAS_RAMP = 10		_	36	_	ms
		HSBIAS_RAMP = 11			65		ms

1.HSBIAS/MICBIAS startup timing example




- 2.HSBIAS/MICBIAS rise time is measured from 10% to 90% of the final output voltage. Transitions are specified with an HSBIAS\_FILT capacitance of 4.7 μF.
- 3. Under the specified configuration, the HSBIAS/MICBIAS transitions with an exponential rise time.
- 4.HSBIAS/MICBIAS fall time is the time associated with the bias output voltage falling from 95% to 5% of the programmed typical output voltage. If transitioning to Hi-Z, the output does not enter Hi-Z state until the internal digital counter completes, as determined by the HSBIAS RAMP setting.



- 5.HSBIAS/MICBIAS transitions between the Ground Mode and on modes occur with no transition state.
- 6. External loads are removed for all transitions to or from Hi-Z.





12. The bias droop specification is the HSx bias voltage at the pin when an external microphone load of 2.3 kΩ is applied.

<sup>13.</sup>HSBIAS/MICBIAS startup to stable time period begins when the bias output voltage starts to be applied. The period ends when the output voltage is stable (output voltage is at 95% of its programmed typical value).



#### Table 3-16. DC Characteristics

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; VDD\_IO = VDD\_CP = VDD\_A = 1.8 V, VDD\_P = 3.3 V; T<sub>A</sub> = +25°C.

	Parameter		Minimum	Typical	Maximum	Unit
CP_FILT_x	VDD_P Mode (ADPTPWR_MODE = 001)	CP_FILT_P	_	2.6	_	V
(No load connected to AMP3/4_OUT)		CP_FILT_N	_	-2.6	_	V
10 AWI 3/4_001)	VDD_CP Mode (ADPTPWR_MODE = 010)	CP_FILT_P	_	VDD_CP	_	V
		CP_FILT_N	_	-VDD_CP	_	V
	VDD_CP/2 Mode (ADPTPWR_MODE = 011)		_	VDD_CP/2	_	V
		CP_FILT_N	_	-VDD_CP/2	_	V
	VDD_CP/3 Mode (ADPTPWR_MODE = 100)		_	VDD_CP/3	_	V
		CP_FILT_N	_	-VDD_CP/3	_	V
HS3/HS4 ground sw	itch resistance		_	0.4	0.65	Ω
HSn_CLAMP deplet	ion FET ground switch resistance		_	1	_	Ω
Other DC filter	VREF1_FILT voltage		_	VDD_A	_	V
	VREF2_FILT voltage		0.87	0.90	0.93	V
	HP output current limiter on threshold <sup>1</sup>		50	120	190	mA
	VDD_D power-on reset threshold (V <sub>POR</sub> )	Up	_	0.78	_	V
		Down	_	0.67	_	V
	VDD_IO power-on reset threshold (V <sub>POR</sub> )	Up	_	1.13	_	V
		Down	_	0.98	_	V
AMP3/4_OUT (head	phone out) pull-down	HP_PULLDOWN_SEL = 1001	_	9.3	_	kΩ
resistance 2,3		HP_PULLDOWN_SEL = 1010	<del>-</del>	5.8	_	kΩ
		HP_PULLDOWN_SEL = 1100	_	0.9	_	kΩ
Headset Type Detec	t Comparator 1 level		_	0.79	_	V
•	t Comparator 2 level		_	1.31	_	V
Headset Type Detec	t Comparator 3 level		_	1.76	_	V
Charge pump disabl	e time		_	_	30	ms

<sup>1.</sup> The HP output current limiter threshold spec is valid only while the Class H rails are in 1.8 V Mode.

#### Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; input test signal held low (all zero data); voltages are with respect to ground;  $VDD_IO = VDD_A = 1.8 \text{ V}$ ,  $VDD_P = 5.0 \text{ V}$ ;  $T_A = +25^{\circ}C$ .

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
ADCn_INy_x 217 Hz	_	110	_	dB
PSRR with 1 Vpp signal and +12 dB analog gain, differential  1 kHz input, AC-coupled to VDD P supply	_	105	_	dB
	_	100	_	dB
ADCn_INy_x PSRR with 100 mVpp signal and +12 dB analog gain, differential 1 kHz input, AC-coupled to VDD_A supply 20 kHz	_	80	_	dB
PSRR with 100 mVpp signal and +12 dB analog gain, differential 1 kHz	_	80	_	dB
input, Ac-coupled to VDD_A supply 20 kHz	_	75	_	dB
AMP3/4 OUT (headphone out) (–6 dB analog gain)  217 Hz PSRR with 100 mVpp signal AC coupled to VDD_A supply <sup>2</sup> 1 kHz	_	75	_	dB
	_	75	_	dB
20 kHz	_	70	_	dB
AMP3/4 OUT (headphone out) (–6 dB analog gain)  217 Hz PSRR with 100 mVpp signal AC-coupled to VDD_CP supply 2  1 kHz	_	85	_	dB
PSRR with 100 mVpp signal AC-coupled to VDD_CP supply 2 1 kHz	_	85	_	dB
20 kHz	_	65	_	dB
AMP3/4 OUT (headphone out) (0 dB analog gain)  217 Hz PSRR with 100 mVpp signal AC coupled to VDD_P supply  1 kHz	_	80	_	dB
PSRR with 100 mVpp signal AC coupled to VDD_P supply 1 kHz	_	80	_	dB
20 kHz	_	60	_	dB
HSBIAS (HSBIAS = 2.7 V mode, I <sub>OUT</sub> = 500 µA) 217 Hz PSRR with 100 mVpp signal AC coupled to VDD_A supply 1 kHz	90	105	_	dB
PSRR with 100 mVpp signal AC coupled to VDD_A supply 1 kHz	85	100	_	dB
20 kHz	60	83	_	dB
HSBIAS (HSBIAS = 2.7 V mode, I <sub>OUT</sub> = 500 µA) 217 Hz PSRR with 100 mVpp signal AC coupled to VDD_P supply <sup>3,4</sup> 1 kHz	90	108	_	dB
PSRR with 100 mVpp signal AC coupled to VDD_P supply 3,4 1 kHz	80	95	_	dB
20 kHz	60	70	_	dB
HSBIAS (HSBIAS = 2.0 V mode, I <sub>OUT</sub> = 500 µA) 217 Hz PSRR with 100 mVpp signal AC coupled to VDD_A supply <sup>3,4</sup> 1 kHz	65	75	_	dB
PSRR with 100 mVpp signal AC coupled to VDD_A supply 3,4 1 kHz	60	70	_	dB
20 kHz	48	55	—	dB
HSBIAS (HSBIAS = 2.0 V mode, I <sub>OUT</sub> = 500 µA) 217 Hz PSRR with 100 mVpp signal AC coupled to VDD_P supply <sup>3,4</sup> 1 kHz	65	75	_	dB
PSRR with 100 mVpp signal AC coupled to VDD_P supply 3,4 1 kHz	60	70	_	dB
20 kHz	48	55	_	dB

<sup>2.</sup> Typical values have ±20% tolerance.

<sup>3.</sup> Clamp is disabled (HP\_AUTO\_CLAMP\_DISABLE = 1) and DAC is powered down (HP\_EN = 0).





#### Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics (Cont.)

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; input test signal held low (all zero data); voltages are with respect to ground; VDD\_IO = VDD\_A = 1.8 V, VDD\_P = 5.0 V; T<sub>A</sub> = +25°C.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
DAC to speaker output (AMP1/2_OUT_P + AMP1/2_OUT_N, 217 Hz Load = 8 Ω, 22 μH, BTL) 10 kHz	_	125	_	dB
Load = 8 Ω, 22 μH, B1L)   PSRR with 100 mVpp signal AC coupled to VDD_A supply   10 kHz		90	_	dB
DAC to speaker output (AMP1/2_OUT_P + AMP1/2_OUT_N, 217 Hz	_	120	_	dB
Load = $8$ Ω, $22$ μH, BTL) 10 kHz PSRR with 100 mVpp signal AC coupled to VDD_AMP supply	_	90	_	dB
DAC to speaker output (AMP1/2_OUT_P + AMP1/2_OUT_N, 217 Hz	_	125	_	dB
Load = 4 Ω, 15 μH, BTL) 10 kHz PSRR with 100 mVpp signal AC coupled to VDD_A supply	_	90	_	dB
DAC to speaker output (AMP1/2_OUT_P + AMP1/2_OUT_N, 217 Hz	_	120	_	dB
Load = 4 Ω, 15 μH, BTL) 10 kHz PSRR with 100 mVpp signal AC coupled to VDD_AMP supply	_	90	_	dB

1.PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.





- 2. No load connected to any analog outputs.
- 3. The accurate reference, which sets the HSBIAS output voltage, is powered from VDD A.
- 4.If HS3/4 CLAMP are connected to HS3/4, PSRR is reduced by 6 dB.

#### **Table 3-18. Typical Power Consumption**

Test conditions (unless specified otherwise):  $GND\_A = GND\_CP = GND\_D = GND\_HS = 0 V$ ; voltages are with respect to ground;  $LDO\_EN = VDD\_P$ ; typical performance data taken with  $VDD\_A = VDD\_CP = VDD\_IO = 1.8 V$ ,  $VDD\_P = 3.3 V$ ,  $VDD\_AMP = 5.0 V$ ,  $T_A = +25^{\circ}C$ ; 1 kHz sinusoidal test tone;  $ASP\_FSYNC = 48 \text{ kHz}$ ; FS = 48 kHz;  $ASP\_BCLK = 12.288 \text{ MHz}$ ; mixer attenuation = 0 dB;  $ASP\_ACKDET\_MODE = 11$ ,  $BUTTON\_DETECT\_MODE = 01$  (short detect only), all other fields are set to defaults; control port inactive; input clock/data are held low when not required; test load is  $ASP\_ACMDE = 11$ ,  $ASP\_ACMDE = 11$ 

					Typical	Current	: (μ <b>Α</b> )		_Total
			Use Case	i <sub>VDD_A</sub>	İ <sub>VDD_CP</sub>	i <sub>VDD_IO</sub>	i <sub>VDD_P</sub>	I <sub>VDD</sub> _	Typical Power (µW)
		Off 1		0	0	0	3.5	0.1	12
Γ	2 A	Standby <sup>2</sup>	Depletion FETs on <sup>3</sup>	0.2	3	862	33	0.1	1667
	В		Mic button press detect and tip sense active, Depletion FETs off <sup>4</sup>	0.2	3	862	42	0.1	1696
	C		Mic button press detect	0.2	3	862	35	0.1	1673
	D		Tip sense	0.2	3	862	38	0.1	1683
	3 A	Mono ADC Record	Fs = 48 kHz @ 24-bit, C <sub>load</sub> = 60 pF; ASP Slave Mode	450	3	1800	350	0.1	5211
	4 A	Stereo Record	Fs = 48 kHz @ 24-bit, C <sub>load</sub> = 60 pF; ASP Slave Mode	600	3	2000	470	0.1	6237
	5 A	2-channel DMIC record	PDM clock = 3.072 MHz, Fs = 48 kHz @ 24-bit	60	3	3300	58	0.1	6245
Γ			No signal Class H mode = VDD_CP/3	1450	1000	2300	95	0.1	8864
	В	Amp Playback	Class H mode = VDD_CP/2	1450	1300	2300	95	0.1	9404
	C		Class H mode = VDD_CP	1450	2600	2300	95	0.1	11744
	D		Class H mode = 2.6 V	1450	580	2300	3500	0.1	19345
	ΙE		0.1 mW Class H mode = VDD_CP/3	1450	2100	2350	95	0.1	10934
	F		Class H mode = VDD_CP/2	1450	2800	2350	95	0.1	12194
	G		Class H mode = VDD_CP	1450	5600	2350	95	0.1	17234
	H		Class H mode = 2.6 V	1450	580	2350	6600	0.1	29665
			2.0 mW Class H mode = VDD_CP/2	1450	9600	2350	95	0.1	24434
	J		Class H mode = VDD_CP	1450	18550	2350	95	0.1	40544
	K		Class H mode = 2.6 V	1450	1050	2350	18451	0.1	69619



#### Table 3-18. Typical Power Consumption (Cont.)

Test conditions (unless specified otherwise): GND\_A = GND\_CP = GND\_D = GND\_HS = 0 V; voltages are with respect to ground; LDO\_EN = VDD\_P; typical performance data taken with VDD\_A = VDD\_CP = VDD\_IO = 1.8 V, VDD\_P = 3.3 V, VDD\_AMP = 5.0 V,  $T_A$  = +25°C; 1 kHz sinusoidal test tone; ASP\_FSYNC = 48 kHz; Fs = 48 kHz; ASP\_BCLK = 12.288 MHz; mixer attenuation = 0 dB; JACKDET\_MODE = 11, BUTTON\_DETECT\_MODE = 01 (short detect only), all other fields are set to defaults; control port inactive; input clock/data are held low when not required; test load is  $R_L$  = 30  $\Omega$  and  $R_L$  = 1 nF and Class H Mode = Adapt-to-Output Signal (ADPTPWR\_MODE = 111) for AMP3/4\_OUT (headphone output); speaker load = 8  $\Omega$  + 22  $\mu$ H; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., AMP3/4\_OUT).

						Typica	l Current	(µA)		_Total
		Use Case			i <sub>VDD_A</sub>	IVDD_CP	i <sub>VDD_IO</sub>	i <sub>VDD_P</sub>	i <sub>VDD</sub> _ AMP	Typical Power (µW)
7	Α	Class D Speaker Playback per channel	ASP to DAC to AMP1/2_OUT_x	Quiescent	1250	3	2350	68	7	6745
8	ВА	Voice call (ASP, Stereo Headphone and Mono ADC)		Headset (HSIN, HSBIAS_MODE = 10)	1800	1000	2450	170	0.1	10012
	В	Voice call (SoundWire, Stereo Headphone and Mono ADC)		Headset (HSIN, HSBIAS_MODE = 10)	1800	1000	2000	170	0.1	9202
ξ	) A	Block adders 5	PLL: MCLK_I	N = 6.144 MHz, PLL <sub>OUT</sub> = 196.608 MHz	165	0	157	0	0	580
	В			HSBIAS, 2.0 V Mode	0	0	0	15	0	50
	C			HSBIAS, 2.7 V Mode	58	0	0	210	0	797
	D		2-ch crude LDO wide	swing protection for inactive input paths	0	0	2	36	0	122

- 1.Off configuration: Clock/data lines held low; RESET = LOW; VDD A = VDD IO = VDD CP = VDD AMP = 0 V; VDD P = 3.3 V.
- 2.Standby configuration: Clock/data lines held low; VDD\_A = VDD\_CP = VDD\_IO = 1.8 V; VDD\_P = 3.3 V; VDD\_AMP = 5 V; RESET = 1; AFE weak bias disabled.
- 3.To turn on the depletion FETs, clear HS CLAMP DISABLE.
- 4. To turn off the depletion FETs, set HS CLAMP DISABLE.
- 5. The values in these rows specify only the power consumption of the specified feature and do not include any power used by the rest of the device.

#### **Table 3-19. Maximum Power Consumption**

Test conditions (unless specified otherwise): GND\_A = GND\_CP = GND\_D = GND\_HS = 0 V; voltages are with respect to ground; LDO\_EN = VDD\_P; typical performance data taken with VDD\_A = VDD\_CP = VDD\_IO = 1.8 V, VDD\_P = 3.3 V, VDD\_AMP = 5.0 V,  $T_A$  = +25°C; 1 kHz sinusoidal test tone; ASP\_FSYNC = 48 kHz; Fs = 48 kHz; ASP\_BCLK = 12.288 MHz; mixer attenuation = 0 dB; JACKDET\_MODE = 11, BUTTON\_DETECT\_MODE = 01 (short detect only), all other fields are set to defaults; control port inactive; input clock/data are held low when not required; test load is  $R_L$  = 30  $\Omega$  and  $C_L$  = 1 nF and Class H Mode = Adapt-to-Output Signal (ADPTPWR\_MODE = 111) for AMP3/4\_OUT (headphone output); speaker load = 8  $\Omega$  + 22  $\mu$ H; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., AMP3/4\_OUT).

						Maxim	um Curre	nt (µA)		Total
			Use	e Case	i <sub>VDD_A</sub>	i <sub>VDD_CP</sub>	i <sub>VDD_IO</sub>	i <sub>VDD_P</sub>	i <sub>VDD</sub> _ AMP	Maximum Power (μW)
1	Α	Off 1			0.5	0.5	0.5	6	0.5	37
2	Α	Standby <sup>2</sup>		Depletion FETs on <sup>3</sup>	9	9	1300	42	1	2783
	В		Mic button pr	ess detect and tip sense active, Depletion FETs off <sup>4</sup>	9	9	1300	52	1	2835
	С			Mic button press detect	9	9	1300	44	1	2793
	D			Tip sense	9	9	1300	48	1	2814
3	Α	Mono ADC Record	Fs = 48 kHz	@ 24-bit, Cload = 60 pF; ASP Slave Mode	600	9	3200	460	1	9810
4	Α	Stereo Record	Fs = 48 kHz	@ 24-bit, Cload = 60 pF; ASP Slave Mode	1000	9	3600	620	1	12202
5	Α	2-channel DMIC record		PDM clock = 3.072 MHz, Fs = 48 kHz @ 24-bit	100	9	4500	82	1	9377
6	Α	Stereo	No signal	Class H mode = VDD_CP/3	2000	1500	3600	118	1	14399
	В	Headphone Amp Playback		Class H mode = VDD_CP/2	2000	1800	3600	118	1	14981
	С			Class H mode = VDD_CP	2000	3600	3600	118	1	18473
	D			Class H mode = 2.6 V	2000	800	3600	4500	1	36046
	Ε		0.1 mW	Class H mode = VDD_CP/3	2000	2600	3800	118	1	16921
	F			Class H mode = VDD_CP/2	2000	3400	3800	118	1	18473
	G			Class H mode = VDD_CP	2000	6800	3800	118	1	25069
	Н			Class H mode = 2.6 V	2000	800	3800	7800	1	53759
			2.0 mW	Class H mode = VDD_CP/2	2000	11000	3800	118	1	33217
	J			Class H mode = VDD_CP	2000	21200	3800	118	1	53005
	Κ			Class H mode = 2.6 V	2000	1350	3800	22000	1	129376




#### Table 3-19. Maximum Power Consumption (Cont.)

Test conditions (unless specified otherwise): GND\_A = GND\_CP = GND\_D = GND\_HS = 0 V; voltages are with respect to ground; LDO\_EN = VDD\_P; typical performance data taken with VDD\_A = VDD\_CP = VDD\_IO = 1.8 V, VDD\_P = 3.3 V, VDD\_AMP = 5.0 V,  $T_A = +25^{\circ}C$ ; 1 kHz sinusoidal test tone; ASP\_FSYNC = 48 kHz; Fs = 48 kHz; ASP\_BCLK = 12.288 MHz; mixer attenuation = 0 dB; JACKDET\_MODE = 11, BUTTON\_DETECT\_MODE = 01 (short detect only), all other fields are set to defaults; control port inactive; input clock/data are held low when not required; test load is  $R_L = 30 \Omega$  and  $C_L = 1$  nF and Class H Mode = Adapt-to-Output Signal (ADPTPWR\_MODE = 111) for AMP3/4\_OUT (headphone output); speaker load = 8  $\Omega$  + 22  $\mu$ H; measured values include currents consumed by the codec and do not include current delivered to external loads unless specified otherwise (e.g., AMP3/4\_OUT).

Г		·				Maxim	um Curre	nt (µA)		Total
	Use Case			i <sub>VDD_A</sub>	i <sub>VDD_CP</sub>	i <sub>VDD_IO</sub>	i <sub>VDD_P</sub>	i <sub>VDD</sub> _ AMP	Maximum Power (µW)	
7	Α	Class D Speaker Playback per channel	ASP to DAC to AMP1/2_OUT_x	Quiescent	1600	9	3800	85	1	10945
8	A	Voice call (ASP, Stereo Headphone and Mono ADC)	Headset (HS	IN, HSBIAS_MODE = 10)	2400	1500	3800	240	1	16203
	В	Voice call (SoundWire, Stereo Headphone and Mono ADC)	Headset (HS	IN, HSBIAS_MODE = 10)	2400	1500	3200	240	1	15039
9	Α	Block adders 5	PLL: MCLK_IN = 6.144 MHz	z, PLL <sub>OUT</sub> = 196.608 MHz	200	0	180	0	0	737
	В			HSBIAS, 2.0 V Mode	0	0	8	19	0	114
	С			HSBIAS, 2.7 V Mode	80	0	8	250	0	1483
	D	2-ch	crude LDO wide swing protecti	on for inactive input paths	0	0	8	44	0	247

- 1.Off configuration: Clock/data lines held low; RESET = LOW; VDD A = VDD IO = VDD CP = VDD AMP = 0 V; VDD P = 3.3 V.
- 2.Standby configuration: Clock/data lines held low; VDD\_A = VDD\_CP = VDD\_IO = 1.8 V; VDD\_P = 3.3 V; VDD\_AMP = 5 V; RESET = 1.
- 3.To turn on the depletion FETs, clear HS\_CLAMP\_DISABLE.
- 4. To turn off the depletion FETs, set HS CLAMP DISABLE.
- 5. The values in these rows specify only the power consumption of the specified feature and do not include any power used by the rest of the device.



The current draw on the VDD\_A, VDD\_CP, and VDD\_IO power supply pins is derived from the measured voltage drop across a 10  $\Omega$  series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the VDD\_P supply, an ammeter is used for the measurement.

#### Table 3-20. Main Clock (MCLK IN) Input Specifications

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_IO; min/max performance data taken with VDD\_IO = 1.66–1.94 VVDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.6 V; T<sub>A</sub> = +25°C; logic 0 = ground, logic 1 = VDD\_IO.

Parameter 1	Symbol	Minimum	Maximum	Unit
MCLK_IN frequency <sup>2</sup> , <sup>3</sup>	f <sub>MCLK</sub>	0.973	25.81	MHz
MCLK_IN duty cycle	_	45	55	%
MCLK_IN rise time (10% to 90% of VDD_IO)	t <sub>r</sub>	_	3	ns
MCLK_IN fall time (90% to 10% of VDD_IO)	t <sub>f</sub>	_	3	ns
MCLK IN TIE jitter (100 Hz to Parametric performance 6 MHz)  Parametric performance 4	J	_	100	ps <sub>RMS</sub>
6 MHZ) Functional performance 4		_	70	ns <sub>RMS</sub>
500-cycle jitter Functional performance <sup>4</sup>	<b>j</b> 500	_	74	ns <sub>PP</sub>

- 1.MCLK\_IN in this table refers to the external clock supplied to an external MCLK\_IN pin.
- 2. Clock generation and output timing specifications are a function of the MCLK\_IN input.
- 3. Operation with MCLK IN below 2.8224 MHz may result in degraded performance.
- 4. Defined as the range that the CS42L43 is capable of operating functionally, but may not meet all parametric specifications.



#### **Table 3-21. Analog Headset Interface Characteristics**

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; GND\_D = GND\_CP = GND\_A = GND\_HS = 0 V; VDD\_A = VDD\_CP = VDD\_IO = 1.8 V; VDD\_D = 1.2 V; VDD\_P = VDD\_AMP = 5.0 V; voltages are with respect to ground; parameters can vary with VDD\_A and VDD\_AMP; TA = +25°C.

	Parameter	Minimum	Typical	Maximum	Unit
HS DC-detection	Function A impedance	_	_	70	Ω
parameters1	Function D impedance	110	_	180	Ω
	Function B impedance	210	_	290	Ω
	Function C impedance	360	_	680	Ω
	Headphone accessory (tip-ring-sleeve, TRS) <sup>2</sup>		_	100	Ω
	Headset accessory (four-pole tip-ring-ring-sleeve, TRRS) <sup>2</sup>	100	_	_	Ω
	Headphone load <sup>3</sup>	_	_	1	kΩ
	Line load <sup>3</sup>	5	_	_	kΩ
	Mic button press detect threshold HSBIAS = 1.8		500	560	mV
	HSBIAS = 2.0	V 480	550	620	mV
	HSBIAS = 2.3	V 550	625	700	mV
	HSBIAS = 2.75	V 670	750	830	mV
	HS DC detect threshold <sup>4</sup>	_	(M+1) x 100 / (128 x 2 <sup>N</sup> )	_	%
	HS DC detect ADC resolution	_	8	_	bits
	HS DC detect filtered sample rate	_	187	_	Hz
	DC level detect power-up time <sup>5</sup>	_	11	_	ms

<sup>1.</sup> Compatible with Android Wired Headset Specification (V1.1).

<sup>2.</sup>Measured between HS3 and HS4.

<sup>3.</sup> Measured from AMP3/4 OUT to GND HS.

<sup>4.</sup>M is the decimal representation of the HSDET\_LVL1\_THRESH setting and N = HSDET\_LVL\_COMBWIDTH field setting.

<sup>5.</sup> Time for the DC level detector circuits to completely power up/settle after MIC\_LVL\_DET\_DISABLE is cleared and while input signal is greater than 0.75×1.5625×MICBIAS of the threshold set point.




#### Table 3-22. PCM Audio Serial Port Interface Characteristics—8 mA Drive Strength, 60 pF Load

Test conditions (unless specified otherwise): Typical performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, LDO\_EN = 0 V (LDO disabled), VDD\_IO = 1.8 V; min/max performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V; LDO\_EN = 0 V (LDO disabled), VDD\_IO = 1.66 to 1.94 V; Ground = GND\_A = GND\_D = 0 V, all voltages with respect to ground; TA = 25°C; I/O drive strengths = 8 mA (default); input transition time = 3 ns; CL = 60 pF.


Parameter 1,2,3	Symbol	Minimum	Typical	Maximum	Unit
ASP_FSYNC input sample/frame rate	Fs	8	_	192	kHz
ASP_BCLK frequency $C_L = 60 \text{ pF}$	f <sub>BCLK</sub>	32•Fs	_	12.288	MHz
ASP_BCLK high period	t <sub>HI:BCLK</sub>	0.45/f <sub>BCLK</sub>	_	0.55/f <sub>BCLK</sub>	s
ASP_FSYNC setup time before ASP_BCLK latching edge (Slave Mode) 4	t <sub>SU:FSYNC</sub>	5	_	_	ns
ASP_FSYNC hold time after ASP_BCLK latching edge (Slave Mode) 4	t <sub>H:FSYNC</sub>	3	_	_	ns
ASP_FSYNC high period–TDM	t <sub>HI:FSYNC</sub>	1/f <sub>BCLK</sub>	_	(n-1)/f <sub>BCLK</sub>	S
ASP_FSYNC delay time after BCLK launching edge (Master Mode) <sup>3</sup>	t <sub>D:BCLK-</sub> FSYNC	3	_	20	ns
ASP_DIN setup time before ASP_BCLK latching edge <sup>4</sup>	t <sub>SU:DIN</sub>	5	_	_	ns
ASP_DIN hold time after ASP_BCLK latching edge <sup>4</sup>	t <sub>H:DIN</sub>	3	_	_	ns
ASP_DOUT delay time after ASP_BCLK latching edge <sup>4</sup>	t <sub>D:BCLK</sub> - DOUT	3	_	20	ns
ASP_DOUT Hi-Z delay time after ASP_BCLK latching edge <sup>4,5</sup>	t <sub>DLY:Hi-Z</sub>	2	_	20	ns

<sup>1.</sup>In ASP Master Mode, output clock frequencies follow the SYS\_CLK frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100 ppm offset in the frequency of SYS\_CLK becomes a +100 ppm offset in ASP\_FSYNC, and ASP\_BCLK).

2.ASP TDM Timing (shown with ASP FSYNC FRAME START DLY = 010, ASP BCLK INV = 0):



- 3.All timing is relative to 50% of the VDD IO supply level.
- 4.FSYNC and Data may be latched/launched on either the rising or falling edge of ASP\_BCLK as determined by ASP\_BCLK\_INV.
- 5.TDM interface Hi-Z timing. The launching edge in this case is the edge opposite that which launches data.






#### Table 3-23. PCM Audio Serial Port Interface Characteristics—16 mA Drive Strength, 30 pF Load

Test conditions (unless specified otherwise): Typical performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, LDO\_EN = 0 V (LDO disabled), VDD\_IO = 1.8 V; min/max performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V; LDO\_EN = 0 V (LDO disabled), VDD\_IO = 1.66 to 1.94 V; Ground = GND\_A = GND\_D = 0 V, all voltages with respect to ground;  $T_A = 25^{\circ}C$ ; I/O drive strengths = 16 mA; input transition time = 3 ns;  $T_A = 25^{\circ}C$  = 30 pF.


Parameter 1,2,3	Symbol	Minimum	Typical	Maximum	Unit
ASP_FSYNC input sample/frame rate	Fs	8	_	192	kHz
ASP_BCLK frequency $C_L = 30 \text{ pF}$	f <sub>BCLK</sub>	32•Fs	_	24.576	MHz
ASP_BCLK high period	t <sub>HI:BCLK</sub>	0.45/f <sub>BCLK</sub>	_	0.55/f <sub>BCLK</sub>	s
ASP_FSYNC setup time before ASP_BCLK latching edge (Slave Mode) 4	t <sub>SU:FSYNC</sub>	5	_	_	ns
ASP_FSYNC hold time after ASP_BCLK latching edge (Slave Mode) <sup>4</sup>	t <sub>H:FSYNC</sub>	3	_	_	ns
ASP_FSYNC high period–TDM	t <sub>HI:FSYNC</sub>	1/f <sub>BCLK</sub>	_	(n-1)/f <sub>BCLK</sub>	s
ASP_FSYNC delay time after BCLK launching edge (Master Mode) <sup>3</sup>	t <sub>D:BCLK-</sub> FSYNC	3	_	12	ns
ASP_DIN setup time before ASP_BCLK latching edge <sup>4</sup>	t <sub>SU:DIN</sub>	5	_	_	ns
ASP_DIN hold time after ASP_BCLK latching edge <sup>4</sup>	t <sub>H:DIN</sub>	3	_	_	ns
ASP_DOUT delay time after ASP_BCLK latching edge 4	t <sub>D:BCLK-</sub> DOUT	3	_	12	ns
ASP_DOUT Hi-Z delay time after ASP_BCLK latching edge <sup>4,5</sup>	t <sub>DLY:Hi-Z</sub>	2	_	12	ns

<sup>1.</sup>In ASP Master Mode, output clock frequencies follow the SYS\_CLK frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100 ppm offset in the frequency of SYS\_CLK becomes a +100 ppm offset in ASP\_FSYNC, and ASP\_BCLK).





- 3.All timing is relative to 50% of the VDD\_IO supply level.
- 4.FSYNC and Data may be latched/launched on either the rising or falling edge of ASP\_BCLK as determined by ASP\_BCLK\_INV.
- 5.TDM interface Hi-Z timing. The launching edge in this case is the edge opposite that which launches data.



#### Table 3-24. Switching Characteristics—S/PDIF Transmitter

Test conditions (unless specified otherwise): Outputs: Logic 0 = 0 V, Logic 1 = VL = 1.8 V; C<sub>L</sub> = 60 pF.

Parameter	Minimum	Typical	Maximum	Unit
Frame rate	8	_	192	kHz
S/PDIF transmitter output time-interval error (TIE) jitter	_	500	_	ps RMS




#### Table 3-25. Switching Specifications—I2C Control Port

Test conditions (unless specified otherwise): Section 2 shows connections to, and passive components used with, the CS42L43; all voltages are with respect to ground; parameters can vary with VDD\_IO; min/max performance data taken with VDD\_IO = 1.66–1.94 V, VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 3.3 V; logic 0 = ground, logic 1 = VDD\_IO;  $T_A = +25^{\circ}C$ ;  $I_A = +25^{\circ}C$ 

Parameter <sup>1</sup>	Symbol <sup>2</sup>	Minimum	Maximum	Unit
I2C_SCL clock frequency	f <sub>SCL</sub>	_	1000	kHz
Clock low time	t <sub>LOW</sub>	500	_	ns
Clock high time	t <sub>HIGH</sub>	260	_	ns
Start condition hold time (before first clock pulse)	t <sub>HDST</sub>	260	_	ns
Setup time for repeated start	tsust	260	_	ns
Rise time of I2C_SCL and I2C_SDA Standard Mode	t <sub>RC</sub>	_	1000	ns
Fast Mode		_	300	ns
Fast Mode Plus		_	120	ns
Fall time of I2C_SCL and I2C_SDA Standard Mode	t <sub>FC</sub>	6.5	106.5	ns
Fast Mode		6.5	106.5	ns
Fast Mode Plus		6.5	81.5	ns
Fall time variation between I2C_SDA and I2C_SCL  Standard Mode (relative to V <sub>IH</sub> /V <sub>II</sub> )  Fast Mode	t <sub>FC_VAR</sub>	100	_	ns
1 dot Modo		100	_	ns
Fast Mode Plus		75	_	ns
Setup time for stop condition	t <sub>SUSP</sub>	260	_	ns
I2C_SDA setup time to I2C_SCL rising	t <sub>SUD</sub>	50	_	ns
I2C_SDA input hold time from I2C_SCL falling	t <sub>HDDI</sub>	0	_	ns
I2C_SDA output hold time from I2C_SCL falling	t <sub>HDDO</sub>	50	_	ns
Output data valid (Data/Ack) <sup>3</sup> Standard Mode	t <sub>VDDO</sub>	_	3450	ns
Fast Mode		_	900	ns
Fast Mode Plus		_	450	ns
Bus free time between transmissions	t <sub>BUF</sub>	500	_	ns
I2C_SDA bus capacitance	C <sub>B</sub>	_	400	pF
I2C_SCL/I2C_SDA pull-up resistance <sup>4</sup>	R <sub>P</sub>	500	_	Ω
Input spike pulse suppression I2C_SCL, I2C_SDA	t <sub>ps</sub>	0	50	ns
Time from power-up to control port ready (after VDD_P, VDD_D, VDD_CP, and VDD_IO exceed the minimum operating voltage)	_	_	1	ms
SFT RESET assertion to control port active	_	_	1000	μs

- 1.All timing is relative to thresholds specified in Table 3-30.
- 2.I2C control-port timing.



- 3. Time from falling edge of I2C SCL until data output is valid.
- 4. The minimum R<sub>P</sub> value (resistor shown in Section 2) is determined by using the maximum level of VDD\_IO, the minimum sink current strength of its respective output, and the maximum low-level output voltage V<sub>OL</sub>. The maximum R<sub>P</sub> value may be determined by how fast its associated signal must transition (e.g., the lower the value of R<sub>P</sub>, the faster the I<sup>2</sup>C bus is able to operate for a given bus load capacitance). See I<sup>2</sup>C bus specification referenced in Section 8.





#### Table 3-26. SoundWire Interface Specifications

Test conditions (unless specified otherwise): Section 2 shows connections to, and passive components used with, the CS42L43; all voltages are with respect to ground; parameters can vary with VDD\_IO; min/max performance data taken with VDD\_IO = 1.66-1.94 V, VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_P = 1.2 V, V

	Parameter	Symbol	Minimum	Maximum	Unit
SWIRE_CLK input	Small data bus (10 to 60 pF capacitance)		2.4	12.7	MHz
frequency <sup>1</sup>	Large data bus (10 to 100 pF capacitance)		2.4	10.1	MHz
Input clock slew time	Small data bus	_	2.0	5.4	ns
	Large data bus	_	2.0	9.0	ns
Data output slew time <sup>2</sup>		T <sub>SLEW</sub>	2.0	_	ns
Data driver disable time <sup>3</sup>		T <sub>DZ</sub>	_	4.0	ns
Delay from clock to Active State		T <sub>ZD</sub>	7.9	_	ns
Time for data output valid	Small data bus (10 to 60 pF capacitance)	T <sub>OV_DATA</sub>	_	27.6	ns
	Large data bus (10 to 100 pF capacitance)	_	_	31.6	ns
Data output hold time		T <sub>OH_DATA</sub>	6.7	_	ns
Data input minimum setup time <sup>3</sup>		T <sub>ISETUP_MIN_</sub> DATA	_	0.0	ns
Data input minimum hold time		T <sub>IHOLD_MIN_</sub>	_	4.0	ns
Clock input duty cycle		_	45	55	%
VDD_IO logic	High-level output voltage		0.8•VDD_IO	_	V
(SWIRE CLK and SWIRE DATAx pins)	Low-level output voltage		_	0.2•VDD_IO	V
	High-level input voltage		0.65•VDD_IO		V
	Low-level input voltage			0.33•VDD_IO	V
	Input voltage threshold (rising edge)		0.5•VDD_IO	0.65•VDD_IO	V
	Input voltage threshold (falling edge)	$V_{TN}$	0.35•VDD_IO	0.5•VDD_IO	V

- 1.If the SWIRE CLK is used as the source for the PLL, then the minimum active-mode operation is 3 MHz.
- 2. Slew time for positive or negative clock/data edge on clock/data output between 0.2 and 0.8 VDD IO.
- 3. SoundWire data timing.





**Data Output Timing** 




#### Table 3-27. Digital Input (PDM/DMIC) Interface Specifications

Test conditions (unless specified otherwise): Typical performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, LDO\_EN = 0 V (LDO disabled), VDD\_IO = 1.8 V; min/max performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_IO = 1.66 to 1.94 V; LDO\_EN = 0 V (LDO disabled), Ground = GND A = GND D = 0 V, all voltages with respect to ground; TA = +25°C; default I/O drive strengths.

Parameter <sup>1</sup>	Symbol	Minimum	Typical	Maximum	Unit
PDMn_CLK_OUT cycle time	t <sub>CY</sub>	320	326	1302	ns
PDMn_CLK_OUT duty cycle	_	45	_	55	%
PDMn_CLK_OUT rise/fall time (60 pF load)	t <sub>r</sub> , t <sub>f</sub>	1.5	_	30	ns
PDMn_DIN (left) setup time to falling PDMn_CLK_OUT edge	t <sub>LSU</sub>	22	_	_	ns
PDMn_DIN(left) hold time from falling PDMn_CLK_OUT edge	t <sub>LH</sub>	0.5	_	_	ns
PDMn_DIN (right) setup time to rising PDMn_CLK_OUT edge	t <sub>RSU</sub>	22	_	_	ns
PDMn_DIN (right) hold time from rising PDMn_CLK_OUT edge	t <sub>RH</sub>	0.5	_	_	ns
Informative:					
Full-scale input level <sup>2</sup> 0 dBFS digital core input, 0 dB gain	_	_	-6	_	dBFS

<sup>1.</sup>PDM/DMIC interface timing



2. The digital input signal level is measured in dBFS, where 0 dBFS is the signal level equal to the full-scale range of the PDM input. The full-scale range is defined as the amplitude of a 1 kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively - this is the largest 1 kHz sine wave that can fit in the digital output range without clipping.

### Table 3-28. Master Interface Timing (SPI Master)—12 MHz

Test conditions (unless specified otherwise): Min/max performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_IO = 1.66 to 1.94 V; LDO\_EN = 0 V (LDO disabled), Ground = GND\_A = GND\_D = 0 V, all voltages with respect to ground; TA = +25°C; default I/O drive strengths.

Parameter 1			Minimum	Maximum	Unit
SS falling edge to SCK rising edge		t <sub>SSU</sub>	30	_	ns
SCK falling edge to SS rising edge		t <sub>SHO</sub>	0	_	ns
SCK pulse cycle time		t <sub>SCY</sub>	80	_	ns
SCK pulse width low		t <sub>SCL</sub>	38.4	_	ns
SCK pulse width high		t <sub>SCH</sub>	38.4	<del></del>	ns
MISO (input) to SCK setup time		t <sub>DSU</sub>	10	_	ns
MISO (input) to SCK hold time		t <sub>DHO</sub>	0	_	ns
	K slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIO <i>n</i> ) = 60 pF		_	15	ns
MOSI (output) hold from falling SCK edge SCL	K slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIO <i>n</i> ) = 60 pF	t <sub>HO</sub>	0	_	ns



#### 1. Master interface (SPI) timing





Table 3-29. Master Interface Timing (SPI Master)—24 MHz

Test conditions (unless specified otherwise): Min/max performance data taken with VDD\_A = 1.8 V, VDD\_D = 1.2 V, VDD\_IO = 1.66 to 1.94 V; LDO\_EN = 0 V (LDO disabled), Ground = GND\_A = GND\_D = 0 V, all voltages with respect to ground; TA = +25°C; default I/O drive strengths.

Parameter	Symbol	Minimum	Maximum	Unit	
SS falling edge to SCK rising edge		t <sub>SSU</sub>	10	_	ns
SCK falling edge to SS rising edge		t <sub>SHO</sub>	0	_	ns
SCK pulse cycle time		t <sub>SCY</sub>	40	_	ns
SCK pulse width low		t <sub>SCL</sub>	19.2	_	ns
SCK pulse width high		t <sub>SCH</sub>	19.2	_	ns
MISO (input) to SCK setup time		t <sub>DSU</sub>	6	_	ns
MISO (input) to SCK hold time		t <sub>DHO</sub>	0	_	ns
MOSI (output) valid from falling SCK edge	SCLK slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIO <i>n</i> ) = 30 pF		_	12	ns
MOSI (output) hold from falling SCK edge	SCLK slew (90%–10%) = 5 ns, C <sub>LOAD</sub> (SIO <i>n</i> ) = 30 pF	t <sub>HO</sub>	0	_	ns

#### 1. Master interface (SPI) timing





#### Table 3-30. Pad and Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Section 2 shows CS42L43 connections; voltages are with respect to ground; parameters can vary with VDD\_IO and VDD\_P; typical performance data taken with VDD\_P = 3.3 V, VDD\_IO = VDD\_CP = VDD\_A = 1.8 V, VDD\_D = 1.2 V,  $T_A = +25^{\circ}\text{C}$ ; min/max performance data taken with VDD\_CP = VDD\_A = 1.8 V, VDD\_D = 1.2 V; VDD\_P = 3.2-5.25 V; VDD\_IO =  $1.66-1.94 \text{ VT}_A = +25^{\circ}\text{C}$ ; C<sub>L</sub> = 60 pF.

	Paramet	er <sup>1</sup>	Symbol	Min	Тур	Max	Unit
Input leakage curi	rent <sup>2,3</sup>	ASP_x	I <sub>in</sub>	_	_	±4	μA
-		RING_SENSE, TIP_SENSE		_	_	±500	'nΑ
		_ I2C_SDA, I2C_ <u>SCL</u>		_	_	±1	μA
		IRQ		_	_	±100	nA
		RESET, LDO_EN		_	_	±10	μA
		SWIRE_CLK, SWIRE_DATAX		_	_	±4	μA
Internal weak pull				550	_	3500	kΩ
Digital I/O hystere	esis (I <sup>2</sup> C only)			0.065•VDD_ IO	_	_	V
Input capacitance	2			_		10	pF
	V <sub>OL</sub> = 0.3 V maximum)		_	825		_	μA
RESET assertion	· · · · · · · · · · · · · · · · · · ·			1.8		_	μs
	Non-I <sup>2</sup> C	High-level output voltage <sup>5</sup>	V <sub>OH</sub>	VDD IO - 0.2		_	V
VDD_IO Logic .	Non-i-O	Low-level output voltage 6	V <sub>OL</sub>	VDD_IO = 0.2		0.2	ľ
		High-level input voltage	V <sub>IH</sub>	0.7•VDD IO	_	J 0.2	ľ
		Low-level input voltage	VIL	0.7 100_10	_	0.3•VDD IO	ľ
	I <sup>2</sup> C only	Low-level output voltage <sup>7</sup>	V <sub>OL</sub>			0.2•VDD IO	V
	I-C Offig	High-level input voltage	VOL	0.7•VDD IO		0.2 VDD_IO	ľ
		Low-level input voltage	VIL	0.7 100_10	_	0.3•VDD IO	ľ
VDD_PLogic (ex	L cluding TIP SENSE and	High-level input voltage	V <sub>IH</sub>	1.0			V
RING_SENSE)	oldding Til _OENOE and	Low-level input voltage	V <sub>IL</sub>	1.0 	_	0.2	ľ
I2C SDA output d	frive strength 8	12C SDA DRV = 00		0.5	1	1.5	mA
,,		12C SDA DRV = 01		1	2	3	mA
		12C SDA DRV = 10		2	4	6	mA
		I2C_SDA_DRV = 11		4	8	12	mA
ASP, SPI,		x DRV = 001		1	2	3	mA
PDMn CLK		x DRV = 010		2	4	6	mA
OUT output drive		x DRV = 011		4	8	12	mA
strength 9		x DRV = 111		8	16	24	mA
TIP SENSE 10		High-level input voltage	V <sub>IH</sub>	0.89•VDD P		_	V
===		Low-level input voltage	V <sub>IL</sub>		_	2	V
RING SENSE 11	RINGSENSE TRIM = 0x0	High-level input voltage	V <sub>IH</sub>	0.15•VDD P		_	V
		Low-level input voltage	V <sub>IL</sub>		_	0.03•VDD P	V
	RINGSENSE_TRIM = 0x2	High-level input voltage	V <sub>IH</sub>	0.40•VDD P			V
	Turtochio Ziriani oziz	Low-level input voltage	V <sub>IL</sub>	— — — — — — — — — — — — — — — — — — —	_	0.28•VDD_P	V
TIP_SENSE pull-	up resistance	. •		0.9	1.2	1.5	ΜΩ
RING SENSE	RINGSENSE PULLUP	RINGSENSE TRIM = 0x0; R <sub>PLI</sub> to Hi-Z	R <sub>PU-Hi</sub>	1.7	_	2.9	ΜΩ
pull-up	HIZ = 1	RINGSENSE_TRIM = 0x1; R <sub>PU</sub> to Hi-Z	R <sub>PU-Hi-Z</sub>	0.8	_	1.4	МΩ
resistance	RINGSENSE_PULLUP_	R <sub>PU</sub> to Mid-Z	R <sub>PU-MIDZ</sub>	12.15	_	20.25	kΩ
	HIZ = 0						L .
TIP_SENSE curre	ent to CP_FILT_N 10	JACKDET MODE = 11 (Short Detect Mode)	I <sub>TIP</sub> _	1 1	_	2.9	μA
DINO OFNOT	11 OND OD 11	(Short-Detect Mode)	SENSE	1.0		0.0	
KING_SENSE cu	rrent to GND_CP 11	RINGSENSE_TRIM = 0x0 (Hi-Z Mode)	I <sub>RING</sub>	1.0	_	3.2	μA
		(1 II-Z Wode)	SENSĒ				

<sup>1.</sup>See Section 1.2 and Section 1.4 for serial and control-port power rails.

<sup>2.</sup> Specification is per pin.

<sup>3.</sup> Includes current through internal pull-up or pull-down resistors on pin.

<sup>4.</sup> Current measured with  $V_{OL}$  = 0.4 V and  $V_{OH}$  = VDD\_IO - 0.4 V levels.

 $<sup>5.</sup>I_{OH} = -100 \mu A$  for x\_DRV = 10 (8 mA, default).

 $<sup>6.</sup>I_{OL}$  = 100  $\mu$ A for x\_DRV = 10 (8 mA, default).


<sup>7.</sup> Minimum R<sub>P</sub> values (shown in Section 2) are determined from the maximum VDD\_IO level, the minimum sink current strength of their respective output, and the maximum low-level output voltage (V<sub>OL</sub>). Maximum R<sub>P</sub> values may be determined by how fast their associated signals must transition (e.g., the lower the R<sub>P</sub> value, the faster the I<sup>2</sup>C bus can operate for a given bus load capacitance).

<sup>8.</sup> Current measured with  $V_{OL}$  = 0.4 V.


<sup>9.</sup> Current measured with  $V_{OL}$  = 0.4 V and  $V_{OH}$  = VDD\_IO – 0.4 V.



10.TIP\_SENSE input circuit. This circuit allows the TIP\_SENSE signal to go as low as CP\_FILT\_N and as high as VDD\_P.




11.RING\_SENSE input circuit. This circuit allows the RING\_SENSE signal to range between CP\_FILT\_N and VDD\_P, although in practice RING\_SENSE is recommended to stay above ground (per Table 3-2).





## 4 Package Dimensions

## 4.1 WLCSP Package Dimensions



Notes: Controlling dimension is millimeters.

ccc=0.03 ddd=0.015 5.7942

Dimensioning and tolerances per ASME Y 14.5-2009. The Ball A1 position indicator is for illustration purposes only. Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder sphere diameter, parallel to primary Datum C. X/Y Tolerances can apply to an individual edge increasing or decreasing by 25um.


Figure 4-1. WLCSP Package Dimensions

5.8192

5.8442



## 4.2 QFN Package Dimensions



			*****		
				MAX	
		0.65		0.75	
	A1	0	0.035	0.05	
	A2		0.55		
L/F THICKNESS		0.1	152	REF	
LEAD WIDTH		0.15	0.2	0.25	
ODY SIZE X		5	.5	BSC	
Y	E	9		BSC	
	eT	0	.5	BSC	
	eR	0.	55	BSC	
X	J	2.4	2.5	2.6	
Υ	K	5.9	6	6.1	
	L	0.25 0.35		0.45	
RANCE	aaa	0.1			
	bbb	0.1			
	ddd	0.05			
	ccc	0.1			
	eee	0.08			
T.	fff	0.1			
	Y	A3   b     X   D     Y   E     eT   eR     X   J   Y   K   L     ERANCE   ddd   ddd   ccc   eee   eee	A 0.65 A1 0 A2 A3 0.15	A 0.65 0.7 A1 0 0.035 A2 0.55 A3 0.152 b 0.15 0.2 X D 5.5 Y E 9 eT 0.55 eR 0.55 X J 2.4 2.5 Y K 5.9 6 L 0.25 0.35 ERANCE aaa 0.1 bbb 0.1 bbb 0.1 bdd 0.05 ccc 0.1 eee 0.08	

- 1.0 COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.
  2.0 TOTAL THICKNESS NOT INCLUDE SAW BURR.

Figure 4-2. QFN Package Dimensions



## 5 Thermal Characteristics

## 5.1 Typical Thermal Characteristics—JEDEC Four-layer 2s2p Board

Table 5-1. Typical JEDEC Four-layer, 2s2p Board Thermal Characteristics

Parameter	Symbol	WLCSP	QFN	Unit
Junction-to-ambient thermal resistance	$\theta_{JA}$	36.34	30.84	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	16.24	20.84	°C/W
Junction-to-case thermal resistance	$\theta_{JC}$	1.54	22.63	°C/W
Junction-to-board thermal-characterization parameter	$\Psi_{JB}$	16.06	18.69	°C/W
Junction-to-package-top thermal-characterization parameter	$\Psi_{JT}$	1.29	1.15	°C/W

#### Notes:

- Natural convection at the maximum recommended operating temperature T<sub>A</sub> (see Table 3-2)
- Four-layer, 2s2p PCB as specified by JESD51-9, and JESD51-11; dimensions: 101.5 × 114.5 × 1.6 mm
- Thermal parameters as defined by JESD51-12



## 6 Package Marking



#### Top Side Brand

Line 1: Customer-designated part number

Line 2: Package mark

Line 3: Country of origin (CO)

Line 4: Encoded Wafer/Device ID

#### Package Mark Fields

C1 = Cirrus Logic Index code 1 C2 = Cirrus Logic Index code 2 RR = Device revision code

LL = Lot sequence code

YY = Year of manufacture WW = Work week of manufacture

Figure 6-1. WLCSP Package Marking



Pin 1 Location Indicator

#### Top Side Brand

Line 1: Customer-designated part number

Line 2: Package mark

Line 3: Country of origin (CO)

Line 4: Encoded Wafer/Device ID

#### Package Mark Fields

C1 = Cirrus Logic Index code 1

C2 = Cirrus Logic Index code 2 RR = Device revision code

LL = Lot sequence code

YY = Year of manufacture

WW = Work week of manufacture

Figure 6-2. QFN Package Marking



## 7 Ordering Information

#### Table 7-1. Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Orderable Part Number
CS42L43	PC Codec with Headphone,	70-ball WLCSP	Yes	Commercial	-40°C to +85°C	Tape and Reel	CS42L43-CWR
	MIC Interface and Class D Speaker Drivers	88-pin QFN	Yes	Commercial	–40°C to +85°C	Tape and Reel	CS42L43-CNR

#### 8 References

- Google, Android Wired Headset Specification, V.1.1, http://source.android.com/devices/accessories/headset/specification.html
- NXP Semiconductors, The I2C-Bus Specification and User Manual (UM10204), http://www.nxp.com/
- MIPI Alliance, MIPI SoundWire Specification, Version 1.2.1 (2022), http://www.mipi.org/
- MIPI Alliance, MIPI Discovery and Configuration (DisCoSM) Specification, Version 1.0 (2016), http://www.mipi.org/

#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

#### **IMPORTANT NOTICE**

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, TESTED, INTENDED OR WARRANTED FOR USE (1) WITH OR IN IMPLANTABLE PRODUCTS OR FDAY MHRA CLASS III (OR EQUIVALENT CLASSIFICATION) MEDICAL DEVICES, OR (2) IN ANY PRODUCTS, APPLICATIONS OR SYSTEMS, INCLUDING WITHOUT LIMITATION LIFE-CRITICAL MEDICAL EQUIPMENT OR SAFETY OR SECURITY EQUIPMENT, WHERE MALFUNCTION OF THE PRODUCT COULD CAUSE PERSONAL INJURY, DEATH, SEVERE PROPERTY DAMAGE OR SEVERE ENVIRONMENTAL HARM. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN SUCH A MANNER, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2021-2025 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

MIPI and SoundWire are trademarks or registered marks of MIPI Alliance, Inc.

Bluetooth is a registered trademark of the Bluetooth Special Interest Group (SIG).