

## 高性能マルチチャネル・オーディオADC

### 特長


- 高性能8チャネルADC
  - 差動アナログ・アーキテクチャ
  - 高分解能32ビット・デジタル・アーキテクチャ
  - 先進のマルチビット・シグマ・デルタADC
  - 低レイテンシ・デジタル・フィルタとデジタル・ボリューム・コントロール
- PLLは、さまざまな外部システムのクロック基準をサポート
- 複数のデバイスにまたがるサンプルタイミングのアライメント
- 外部プリアンプ・ゲインの同期制御
- オーディオ・シリアル・ポート (ASP) サンプル・レート最大768 kHz
  - I<sup>2</sup>S、左寄せ、TDMデータ形式
- ハードウェアとソフトウェアの制御モード
  - I<sup>2</sup>C制御ポート、最大1MHz
  - SPI制御ポート、最大24MHz
  - ホスト・プロセッサ不要のハードウェア制御
- 単一電源動作、3.3V
  - 1.8V~3.3Vデジタル入出力をサポート
- 48ピンQFNパッケージ

### 仕様

- ダイナミック・レンジ 118dB (A重み付け特性)
- ダイナミック・レンジ 123dB (ADC入力サミング)
- 全高調波歪み + ノイズ (THD+N) -105dB
- 群遅延4.1/Fs (96kHzサンプル・レート時)  
(スロー・ロールオフ、最小位相フィルタ)
- チャンネルあたりの消費電力 31mW  
(8チャンネル有効)
- 2V<sub>RMS</sub>差動アナログ入力
- ハイパス・フィルタ

### アプリケーション

- A/V レシーバ
- デジタル・ミキシング・コンソール
- DAWインターフェース
- 楽器



## 概要

CS5308Sは、高性能、32ビット分解能、8チャンネルADCです。CS5308Sは差動アナログ入力と、オーディオ・シリアル・ポート（ASP）を介した32ビット・デジタル出力（最大768kHzのサンプル・レート）をサポートします。CS5308Sは5次マルチビット・シグマ・デルタ変調器を使用し、その後にデジタル・フィルタリングとデシメーションを行います。ADCは差動アーキテクチャを採用し、高性能と低消費電力を両立するよう最適化されています。

CS5308Sは、I<sup>2</sup>CおよびSPIモードをサポートする制御インターフェースを使用して設定が可能です。このデバイスは、外部抵抗器を使って必要な設定を選択し、ハードウェア・モードで動作させることもできます。システム・クロック、ASP形式、サンプル・レート、デジタル・フィルタの選択など、複数のハードウェア制御オプションがサポートされています。

低レイテンシのデジタル・フィルタは、適用されるサンプル・レートに最適化されています。高速または低速のロールオフ・フィルタを最小または直線位相応答と組み合わせることで、希望する信号特性をサポートすることができます。

CS5308Sは、各ADC入力パスに関連する外部プリアンプの同期制御をサポートしています。外部ゲイン設定と内部ゲイン設定の更新は完全に同期しており、過渡マスキング機能により、あらゆる信号レベルでシームレスな動作を保証する機能が追加されています。

ASPは、I<sup>2</sup>S、左寄せ、TDMデータ形式でのマルチチャンネル動作をサポートします。4つのデータ出力ピンは、最大384kHz（8チャンネル）または768kHz（4チャンネル）の32ビット・マルチチャンネル動作をサポートします。データ出力ピンのスリーステート制御により、複数のデバイスを共有バス上で動作させることが可能です。

CS5308Sのクロッキングは、ASPまたは別のクロック源から提供できます。統合型PLL（phase-locked loop）は、ジッタを低減し、さまざまな基準クロック周波数オプションをサポートするために使用することができます。ADCサンプルのタイミングはASPデータ・フレームを基準とするため、共通データ・バスを共有する複数のデバイス間で時間的に同期された動作が可能です。

CS5308Sは単一の3.3V電源で動作できます。内蔵レギュレータが1.2Vのデジタルコア電源を供給します。別の外部電源を使用することで、1.8Vロジック・レベルでのデジタル入出力も可能です。このデバイスは、高性能と低消費電力を兼ね備えています。

CS5308Sは、-40°C～+85°Cの温度で動作する商用グレードの0.4 mmピッチ、48ピンQFNパッケージで提供されています。

ご注文については、[セクション12](#)をご覧ください。

## Table of Contents

|                                                                           |           |
|---------------------------------------------------------------------------|-----------|
| <b>1 Pin Assignments and Descriptions</b>                                 | <b>4</b>  |
| 1.1 48-Pin QFN (Top View, Through-Package)                                | 4         |
| 1.2 QFN Pin Descriptions                                                  | 4         |
| 1.3 Termination of Unused Pins                                            | 6         |
| 1.4 Electrostatic Discharge (ESD) Protection                              | 6         |
| <b>2 Typical Connection Diagram</b>                                       | <b>7</b>  |
| <b>3 Characteristics and Specifications</b>                               | <b>9</b>  |
| Table 3-1. Parameter Definitions                                          | 9         |
| Table 3-2. Recommended Operating Conditions                               | 9         |
| Table 3-3. Absolute Maximum Ratings                                       | 9         |
| Table 3-4. ADC Path Characteristics                                       | 10        |
| Table 3-5. ADC Filter Characteristics                                     | 11        |
| Table 3-6. ADC High-Pass Filter (HPF)                                     | 12        |
| Table 3-7. Device Power Consumption                                       | 12        |
| Table 3-8. Digital Interface Specifications and Characteristics           | 12        |
| Table 3-9. DC Characteristics                                             | 13        |
| Table 3-10. Switching Specifications—Reset and Clock References           | 13        |
| Table 3-11. Switching Specifications—Audio Serial Port (ASP)              | 14        |
| Table 3-12. Switching Specifications—I <sup>2</sup> C Control Port        | 16        |
| Table 3-13. Switching Specifications—SPI Control Port                     | 17        |
| Table 3-14. Switching Specifications—SPI Controller (Hybrid Gain Control) | 18        |
| <b>4 Functional Description</b>                                           | <b>19</b> |
| 4.1 Device Power and Reset                                                | 19        |
| 4.2 Hardware Configuration                                                | 19        |
| 4.3 Software Configuration                                                | 21        |
| 4.4 System Clocking                                                       | 22        |
| 4.5 ADC and Analog Input                                                  | 24        |
| 4.6 Digital Filter Selection                                              | 31        |
| 4.7 Audio Serial Port (ASP)                                               | 32        |
| 4.8 I <sup>2</sup> C/SPI Control Port                                     | 41        |
| 4.9 General-Purpose Output                                                | 45        |
| 4.10 Device ID                                                            | 46        |
| <b>5 Applications</b>                                                     | <b>47</b> |
| 5.1 Input Buffer Circuit                                                  | 47        |
| <b>6 Register Quick Reference</b>                                         | <b>49</b> |
| 6.1 DEVID                                                                 | 49        |
| 6.2 CONFIG                                                                | 49        |
| 6.3 INPUT_PATH                                                            | 50        |
| 6.4 CTRL_KEYS                                                             | 50        |
| 6.5 HGC                                                                   | 50        |
| 6.6 PIN_CONFIG                                                            | 53        |
| 6.7 CLIP_DETECT                                                           | 53        |
| <b>7 Register Descriptions</b>                                            | <b>54</b> |
| 7.1 DEVID                                                                 | 54        |
| 7.2 CONFIG                                                                | 55        |
| 7.3 INPUT_PATH                                                            | 57        |
| 7.4 CTRL_KEYS                                                             | 61        |
| 7.5 HGC                                                                   | 62        |
| 7.6 PIN_CONFIG                                                            | 76        |
| 7.7 CLIP_DETECT                                                           | 80        |
| <b>8 Performance Plots</b>                                                | <b>82</b> |
| 8.1 ADC Filter Response                                                   | 82        |
| <b>9 Thermal Characteristics</b>                                          | <b>93</b> |
| <b>10 Package Dimensions</b>                                              | <b>93</b> |
| <b>11 Package Marking</b>                                                 | <b>94</b> |
| <b>12 Ordering Information</b>                                            | <b>94</b> |
| <b>13 References</b>                                                      | <b>94</b> |
| <b>14 Revision History</b>                                                | <b>94</b> |

## 1 Pin Assignments and Descriptions

### 1.1 48-Pin QFN (Top View, Through-Package)




Figure 1-1. QFN 48-pin diagram (Top View, Through Package)

### 1.2 QFN Pin Descriptions

Table 1-1. QFN Pin Descriptions

| Pin Name           | Pin # | Power Supply | I/O | Description                           |
|--------------------|-------|--------------|-----|---------------------------------------|
| <b>Digital I/O</b> |       |              |     |                                       |
| ASP_BCLK           | 29    | VDD_IO       | I/O | Audio serial port bit clock.          |
| ASP_FSYNC          | 24    | VDD_IO       | I/O | Audio serial port frame sync.         |
| ASP_DOUT1          | 25    | VDD_IO       | O   | Audio serial port data output.        |
| ASP_DOUT2          | 26    |              |     |                                       |
| ASP_DOUT3          | 27    |              |     |                                       |
| ASP_DOUT4          | 28    |              |     |                                       |
| SPI_SDO/I2C_SCL    | 35    | VDD_IO       | I/O | SPI data output/I2C clock input.      |
| SPI_SCK            | 36    | VDD_IO       | I   | SPI clock.                            |
| SPI_SDI/I2C_SDA    | 37    | VDD_IO       | I/O | SPI data input/I2C data input/output. |

**Table 1-1. QFN Pin Descriptions (Cont.)**

| Pin Name              | Pin #     | Power Supply | I/O | Description                                                                    |
|-----------------------|-----------|--------------|-----|--------------------------------------------------------------------------------|
| SPI_CS                | 38        | VDD_IO       | I   | SPI chip select (active low).                                                  |
| MCLK                  | 34        | VDD_IO       | I   | Master clock input.                                                            |
| RESET                 | 23        | VDD_IO       | I   | Hardware reset control (active low).                                           |
| <b>Analog I/O</b>     |           |              |     |                                                                                |
| ADC_FILT1N            | 44        | VDD_A        | O   | ADC external capacitor connection.                                             |
| ADC_FILT1P            | 43        |              |     | ADC_FILT1P should be connected to VDD_A via a 1 $\Omega$ resistor.             |
| ADC_FILT2N            | 17        | VDD_A        | O   | ADC external capacitor connection.                                             |
| ADC_FILT2P            | 18        |              |     | ADC_FILT2P should be connected to VDD_A via a 1 $\Omega$ resistor.             |
| ADC_VMID1             | 1         | VDD_A        | O   | Mid-rail voltage reference output.                                             |
| ADC_VMID2             | 12        |              |     |                                                                                |
| CONFIG1               | 2         | VDD_A        | I/O | Hardware control pins.                                                         |
| CONFIG2/HGC_SCK       | 3         |              |     | In software control mode, CONFIG2–4 support the hybrid gain control (HGC)      |
| CONFIG3/HGC_SDO       | 4         |              |     | SPI controller interface.                                                      |
| CONFIG4/HGC_CS        | 10        |              |     | In software control mode, CONFIG5 selects the I <sup>2</sup> C target address. |
| CONFIG5               | 11        |              |     |                                                                                |
| IN1N                  | 39        | VDD_A        | I   | Analog Input 1.                                                                |
| IN1P                  | 40        |              |     |                                                                                |
| IN2N                  | 41        | VDD_A        | I   | Analog Input 2.                                                                |
| IN2P                  | 42        |              |     |                                                                                |
| IN3N                  | 45        | VDD_A        | I   | Analog Input 3.                                                                |
| IN3P                  | 46        |              |     |                                                                                |
| IN4N                  | 47        | VDD_A        | I   | Analog Input 4.                                                                |
| IN4P                  | 48        |              |     |                                                                                |
| IN5N                  | 13        | VDD_A        | I   | Analog Input 5.                                                                |
| IN5P                  | 14        |              |     |                                                                                |
| IN6N                  | 15        | VDD_A        | I   | Analog Input 6.                                                                |
| IN6P                  | 16        |              |     |                                                                                |
| IN7N                  | 19        | VDD_A        | I   | Analog Input 7.                                                                |
| IN7P                  | 20        |              |     |                                                                                |
| IN8N                  | 21        | VDD_A        | I   | Analog Input 8.                                                                |
| IN8P                  | 22        |              |     |                                                                                |
| LDO_A_FILT            | 7         | VDD_A        | O   | LDO_A regulator external capacitor connection.                                 |
| LDO_D_FILT            | 32        | VDD_A        | O   | LDO_D regulator external capacitor connection.                                 |
| <b>Power Supplies</b> |           |              |     |                                                                                |
| VDD_D                 | 33        | —            | —   | Digital supply (powered from internal LDO)                                     |
| VDD_A1                | 5         | —            | —   | Analog supply                                                                  |
| VDD_A2                | 9         | —            | —   | Analog supply                                                                  |
| VDD_IO                | 31        | —            | —   | Digital I/O supply                                                             |
| GND_D                 | 30        | —            | —   | Digital ground <sup>1</sup>                                                    |
| GND_A                 | 6, 8, PAD | —            | —   | Analog ground <sup>1</sup>                                                     |

1. All ground pins, including the ground paddle, must be tied to a common ground plane directly underneath the CS5308S.

## 1.3 Termination of Unused Pins

Table 1-2 shows the required termination for unused pins (i.e., if the functionality of the pin is not being used). Pins not listed must be connected as shown in the typical connection drawings (see Section 2).

**Table 1-2. Termination of Unused Pins**

| Name                    | Termination if unused |
|-------------------------|-----------------------|
| ASP_DOUTx               | Float                 |
| INxP, INxN <sup>1</sup> |                       |
| SPI_SDO/I2C_SCL         | Connect to ground     |
| SPI_SCK                 |                       |
| SPI_SDI/I2C_SDA         |                       |
| CONFIGx                 |                       |
| MCLK                    | Connect to ASP_BCLK   |
| RESET                   | Connect to VDD_IO     |
| SPI_CS                  |                       |


1. See Section 5.1.2 for requirements in case of single-ended input configurations.

## 1.4 Electrostatic Discharge (ESD) Protection




ESD-sensitive device. The CS5308S is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD protection standards.

## 2 Typical Connection Diagram



**Figure 2-1. Typical Connections—Using Internal VMID Reference**



**Figure 2-2. Typical Connections—Using External VMID Reference**

## 3 Characteristics and Specifications

**Table 3-1** defines parameters as they are characterized in this section. Note that default register field configurations are used unless specified otherwise in the test conditions.

**Table 3-1. Parameter Definitions**

| Parameter                                    | Definition                                                                                                                                                                                                                                                                                                                                               |
|----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Channel separation                           | The difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel. |
| Common-mode rejection ratio (CMRR)           | The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.                                                                                                                                                                                                               |
| Signal-to-noise ratio (SNR)                  | The difference in level between the maximum full-scale output signal and the output with no input signal applied.                                                                                                                                                                                                                                        |
| Dynamic range                                | The difference in level between the maximum full-scale output signal and the sum of all harmonic distortion products plus noise with a low-level input signal applied (an input signal level 60 dB below full scale is used).                                                                                                                            |
| Power-supply rejection ratio (PSRR)          | The ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.                                                                                                                                                                                             |
| Total harmonic distortion plus noise (THD+N) | The ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth relative to the RMS amplitude of the fundamental (i.e., test frequency) output.                                                                                                                                                                       |

**Note:** Unless specified otherwise, all performance measurements are for a 10 Hz to 20 kHz bandwidth.

**Table 3-2. Recommended Operating Conditions**

Test conditions (unless specified otherwise): Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground.

| Parameter                          |                                                         | Symbol              | Minimum | Maximum | Unit |
|------------------------------------|---------------------------------------------------------|---------------------|---------|---------|------|
| DC power supply                    | Analog supply <sup>1</sup>                              | VDD_A1, VDD_A2      | 3.13    | 3.47    | V    |
|                                    | Digital supply (powered from internal LDO) <sup>2</sup> | VDD_D               | 1.14    | 1.26    | V    |
|                                    | Digital I/O supply                                      | VDD_IO              | 1.71    | 3.63    | V    |
| Supply ramp up/down (all supplies) |                                                         | t <sub>PWR-UD</sub> | 0.01    | 10      | ms   |
| Ambient temperature                |                                                         | T <sub>A</sub>      | –40     | +85     | °C   |

**Note:** The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

1. The VDD\_A1 and VDD\_A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD\_A.
2. The digital supply is powered from an internal LDO regulator. The VDD\_D pin must be connected to the LDO output pin, LDO\_D\_FILT.

**Table 3-3. Absolute Maximum Ratings**

Test conditions (unless specified otherwise): Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground.

| Parameter                                        |                            | Symbol            | Minimum | Maximum      | Unit |
|--------------------------------------------------|----------------------------|-------------------|---------|--------------|------|
| DC power supply                                  | Analog supply <sup>1</sup> | VDD_A1, VDD_A2    | –0.3    | 4.32         | V    |
|                                                  | Digital supply             | VDD_D             | –0.3    | 1.52         | V    |
|                                                  | Digital I/O supply         | VDD_IO            | –0.3    | 4.32         | V    |
| External voltage applied to digital input/output |                            | V <sub>INDI</sub> | –0.3    | VDD_IO + 0.3 | V    |
| External voltage applied to analog inputs        |                            | V <sub>INAI</sub> | –0.3    | VDD_A + 0.3  | V    |
| Input current                                    | digital input/output       | I <sub>in</sub>   | —       | ±10          | mA   |
|                                                  | analog inputs              |                   | —       | ±10          | mA   |
| Ambient operating temperature                    |                            | T <sub>A</sub>    | –40     | +115         | °C   |
| Junction operating temperature                   |                            | T <sub>J</sub>    | –40     | +125         | °C   |
| Storage temperature                              |                            | T <sub>STG</sub>  | –65     | +150         | °C   |

**Caution:** Stresses beyond “Absolute Maximum Ratings” levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Table 3-2](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. The VDD\_A1 and VDD\_A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD\_A.

**Table 3-4. ADC Path Characteristics**

Test conditions (unless specified otherwise): External components as shown in [Fig. 2-1](#); VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C; 1 kHz sine wave test signal; F<sub>s</sub> = 48 kHz, 32-bit audio data, MCLK = 24.576 MHz (PLL bypass).

| Parameter                                      |                                    | Min | Typ  | Max | Units            |
|------------------------------------------------|------------------------------------|-----|------|-----|------------------|
| Input resistance (INnP to INnN)                | Mid impedance (INxx_HIZ = 0)       | —   | 3    | —   | kΩ               |
|                                                | High impedance (INxx_HIZ = 1)      | —   | 100  | —   | kΩ               |
| Full-scale input signal level <sup>1</sup>     | 0 dBFS output                      | —   | 2.0  | —   | V <sub>RMS</sub> |
| SNR                                            | A-weighted                         | 115 | 118  | —   | dB               |
|                                                | unweighted                         | 112 | 115  | —   | dB               |
| Dynamic range <sup>2</sup>                     | A-weighted                         | —   | 118  | —   | dB               |
|                                                | unweighted                         | —   | 115  | —   | dB               |
| Dynamic range—ADC input summing <sup>2,3</sup> | A-weighted, 4-channel output       | —   | 121  | —   | dB               |
|                                                | A-weighted, 2-channel output       | —   | 123  | —   | dB               |
| THD+N <sup>4</sup>                             | –1 dBFS output                     | —   | –105 | –99 | dB               |
|                                                | –20 dBFS output                    | —   | –95  | —   | dB               |
|                                                | –60 dBFS output                    | —   | –55  | —   | dB               |
| CMRR                                           | 100 mV (peak-peak) 1 kHz           | —   | 80   | —   | dB               |
| Channel separation                             |                                    | —   | 110  | —   | dB               |
| Interchannel phase deviation                   |                                    | —   | 0.03 | —   | degree           |
| Interchannel gain deviation                    |                                    | —   | 0.1  | —   | dB               |
| Gain drift                                     |                                    | —   | ±100 | —   | ppm/°C           |
| PSRR (VDD_A)                                   | 100 mV (peak-peak) 1 kHz sine wave | —   | 65   | —   | dB               |

1. The full-scale input signal level is also the maximum analog input level, before clipping occurs. A sinusoidal input signal is assumed.

Full-scale input signal level scales with VDD\_A.

2. Dynamic range is derived by measuring the performance including the input buffer, and then deducting the contribution from the input buffer.

3. ADC input summing is described in [Section 4.5.5](#).

4. Includes contribution from the input buffer circuit.

**Table 3-5. ADC Filter Characteristics**

Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C; 1 kHz sine wave test signal, 32-bit audio data.

|                       |               | Parameter                | Min               | Typ     | Max   | Units |
|-----------------------|---------------|--------------------------|-------------------|---------|-------|-------|
| Fs = 32 kHz           | Fast roll-off | Passband                 | to -3 dB corner   | —       | —     | Fs    |
|                       |               | Passband ripple          | $f \leq 0.45 F_s$ | -0.092  | 0.092 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.55 F_s$ | 98      | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 20.5/Fs | —     | s     |
|                       |               |                          | minimum phase     | 4.1/Fs  | —     | s     |
| Fs = 44.1 or 48 kHz   | Fast roll-off | Passband                 | to -3 dB corner   | —       | 0.48  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.46 F_s$ | -0.011  | 0.011 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.54 F_s$ | 98      | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 27.6/Fs | —     | s     |
|                       |               |                          | minimum phase     | 4.0/Fs  | —     | s     |
|                       | Slow roll-off | Passband                 | to -3 dB corner   | —       | 0.46  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.42 F_s$ | -0.099  | 0.099 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.58 F_s$ | 96      | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 13.3/Fs | —     | s     |
|                       |               |                          | minimum phase     | 3.9/Fs  | —     | s     |
| Fs = 88.2 or 96 kHz   | Fast roll-off | Passband                 | to -3 dB corner   | —       | 0.48  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.45 F_s$ | -0.006  | 0.006 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.55 F_s$ | 111     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 32.3/Fs | —     | s     |
|                       |               |                          | minimum phase     | 6.3/Fs  | —     | s     |
|                       | Slow roll-off | Passband                 | to -3 dB corner   | —       | 0.43  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.27 F_s$ | -0.011  | 0.011 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.77 F_s$ | 103     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 7.0/Fs  | —     | s     |
|                       |               |                          | minimum phase     | 4.1/Fs  | —     | s     |
| Fs = 176.4 or 192 kHz | Fast roll-off | Passband                 | to -3 dB corner   | —       | 0.47  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.43 F_s$ | -0.009  | 0.009 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.57 F_s$ | 99      | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 19.1/Fs | —     | s     |
|                       |               |                          | minimum phase     | 5.2/Fs  | —     | s     |
|                       | Slow roll-off | Passband                 | to -3 dB corner   | —       | 0.29  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.12 F_s$ | -0.010  | 0.010 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.67 F_s$ | 99      | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 6.4/Fs  | —     | s     |
|                       |               |                          | minimum phase     | 4.2/Fs  | —     | s     |
| Fs = 352.8 or 384 kHz | Fast roll-off | Passband                 | to -3 dB corner   | —       | 0.48  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.43 F_s$ | -0.010  | 0.010 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.57 F_s$ | 100     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 23.8/Fs | —     | s     |
|                       |               |                          | minimum phase     | 7.5/Fs  | —     | s     |
|                       | Slow roll-off | Passband                 | to -3 dB corner   | —       | 0.34  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.06 F_s$ | -0.001  | 0.001 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.94 F_s$ | 129     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 5.8/Fs  | —     | s     |
|                       |               |                          | minimum phase     | 4.7/Fs  | —     | s     |
| Fs = 705.6 or 768 kHz | Fast roll-off | Passband                 | to -3 dB corner   | —       | 0.38  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.22 F_s$ | -0.009  | 0.009 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.78 F_s$ | 118     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 9.1/Fs  | —     | s     |
|                       |               |                          | minimum phase     | 6.4/Fs  | —     | s     |
|                       | Slow roll-off | Passband                 | to -3 dB corner   | —       | 0.30  | Fs    |
|                       |               | Passband ripple          | $f \leq 0.03 F_s$ | -0.008  | 0.008 | dB    |
|                       |               | Stopband attenuation     | $f \geq 0.97 F_s$ | 119     | —     | dB    |
|                       |               | Group delay <sup>1</sup> | linear phase      | 7.1/Fs  | —     | s     |
|                       |               |                          | minimum phase     | 6.2/Fs  | —     | s     |

1. Group delay is measured from the time at which a signal is presented on the input pins (INnP/INnN) to the time of the first data bit of the corresponding FSYNC frame being output on the ASP\_DOUTn pin.

**Table 3-6. ADC High-Pass Filter (HPF)**

Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C; 1 kHz sine wave test signal; F<sub>s</sub> = 48 kHz, 32-bit audio data.

| Parameter            |                 | Min | Typ   | Max | Units  |
|----------------------|-----------------|-----|-------|-----|--------|
| Passband             | −0.01 dB corner | —   | 19    | —   | Hz     |
|                      | −3 dB corner    | —   | 1     | —   | Hz     |
| Phase deviation      | f = 20 Hz       | —   | 0.001 | —   | degree |
| Filter settling time |                 | —   | 0.4   | —   | s      |

**Table 3-7. Device Power Consumption**

Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C; 1 kHz sine wave test signal; ASP secondary mode, load capacitance (ASP\_DOUTn) = 20 pF, F<sub>s</sub> = 48 kHz, 32-bit audio data.

| Use Configuration      |                               | Typical Current (mA) |                     | Total Power (mW) |
|------------------------|-------------------------------|----------------------|---------------------|------------------|
|                        |                               | I <sub>VDD_A</sub>   | I <sub>VDD_IO</sub> |                  |
| Reset                  | RESET = Logic 0               | 0.39                 | 0.07                | 1.52             |
| Eight channels enabled | Mid impedance (INxx_HIZ = 0)  | 72.0                 | 2.1                 | 245              |
|                        | High impedance (INxx_HIZ = 1) | 130.0                | 2.1                 | 436              |

**Table 3-8. Digital Interface Specifications and Characteristics**

Test conditions (unless specified otherwise): Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C.

| Parameter                                             |                   | Symbol          | Minimum    | Maximum    | Unit |
|-------------------------------------------------------|-------------------|-----------------|------------|------------|------|
| Input leakage current (per pin)                       |                   | I <sub>IN</sub> | —          | ±10        | μA   |
| Input capacitance (per pin)                           |                   | —               | —          | 5          | pF   |
| Digital I/O<br>(VDD_IO logic—all pins except CONFIGx) | High-level output | V <sub>OH</sub> | 0.9×VDD_IO | —          | V    |
|                                                       | Low-level output  | V <sub>OL</sub> | —          | 0.1×VDD_IO | V    |
|                                                       | High-level input  | V <sub>IH</sub> | 0.7×VDD_IO | —          | V    |
|                                                       | Low-level input   | V <sub>IL</sub> | —          | 0.3×VDD_IO | V    |
| Digital I/O<br>(VDD_A logic—CONFIGx pins 1)           | High-level output | V <sub>OH</sub> | 0.9×VDD_A  | —          | V    |
|                                                       | Low-level output  | V <sub>OL</sub> | —          | 0.1×VDD_A  | V    |

1. The CONFIGx pins are configured as digital output if HGC\_SPI\_EN is set; this is used to support the hybrid gain control (see [Section 4.5.4](#)). The CONFIGx pins also support digital output if configured as GP output (see [Section 4.9](#)).

Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C.

| Parameter                                                |                        | Minimum | Typical | Maximum | Unit |
|----------------------------------------------------------|------------------------|---------|---------|---------|------|
| ADC_FILTn                                                | Nominal voltage        | —       | 3.3     | —       | V    |
| ADC_VMIIDn [1,2]                                         | Nominal voltage        | —       | 1.65    | —       | V    |
|                                                          | Maximum output current | —       | 0.01    | —       | mA   |
| VDD_A power-on reset (POR) threshold (V <sub>POR</sub> ) | VDD_A rising           | 1.9     | —       | 2.7     | V    |
|                                                          | VDD_A falling          | 1.8     | —       | 2.6     | V    |
| VDD_D power-on reset (POR) threshold (V <sub>POR</sub> ) | VDD_D rising           | 0.90    | —       | 1.05    | V    |
|                                                          | VDD_D falling          | 0.75    | —       | 0.90    | V    |

Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; T<sub>A</sub> = +25°C.

| Parameter               |                                                                                                        | Symbol                | Minimum                              | Typical                                                                      | Maximum                              | Unit                                                 |  |
|-------------------------|--------------------------------------------------------------------------------------------------------|-----------------------|--------------------------------------|------------------------------------------------------------------------------|--------------------------------------|------------------------------------------------------|--|
| Reset                   | $\overline{\text{RESET}}$ low (logic 0) pulse width                                                    | $t_{\text{RLPW}}$     | 1                                    | —                                                                            | —                                    | ms                                                   |  |
|                         | $\overline{\text{RESET}}$ rising edge to control port active                                           | $t_{\text{IRS}}$      | —                                    | —                                                                            | 5                                    | ms                                                   |  |
| MCLK input              | MCLK frequency (MCLK as clock source, PLL not used)                                                    | $f_{\text{MCLK}}$     | —<br>—                               | 22.5792<br>24.576                                                            | —<br>—                               | MHz<br>MHz                                           |  |
|                         | MCLK duty cycle (MCLK as clock source, PLL not used)                                                   | $D_{\text{MCLK}}$     | 40                                   | —                                                                            | 60                                   | %                                                    |  |
|                         | MCLK frequency tolerance (MCLK as clock source, PLL not used)                                          | —                     | −1                                   | —                                                                            | 1                                    | %                                                    |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
| Phase-locked loop (PLL) | REFCLK input frequency (BCLK or MCLK reference) <sup>1</sup>                                           | $f_{\text{REFCLK}}$   | —<br>—<br>—<br>—<br>—<br>—<br>—<br>— | 2.8224<br>5.6448<br>11.2896<br>22.5792<br>3.072<br>6.144<br>12.288<br>24.576 | —<br>—<br>—<br>—<br>—<br>—<br>—<br>— | MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz<br>MHz |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         | REFCLK input duty cycle                                                                                | $D_{\text{REFCLK}}$   | 45                                   | —                                                                            | 55                                   | %                                                    |  |
|                         | REFCLK frequency tolerance                                                                             | —                     | −1                                   | —                                                                            | 1                                    | %                                                    |  |
|                         | PLL output frequency<br>Fs = 32, 48, 96, 192, 384, 768 kHz<br>Fs = 44.1, 88.2, 176.4, 352.8, 705.6 kHz | $f_{\text{PLL\_OUT}}$ | —<br>—                               | 24.576<br>22.5792                                                            | —<br>—                               | MHz<br>MHz                                           |  |
|                         |                                                                                                        |                       |                                      |                                                                              |                                      |                                                      |  |
|                         | PLL output jitter                                                                                      | $j_{\text{PLL\_OUT}}$ | —                                    | 500                                                                          | —                                    | ps <sub>RMS</sub>                                    |  |
| PLL lock time           | $t_{\text{PLL\_LOCK}}$                                                                                 | —                     | 0.3                                  | 1                                                                            | ms                                   |                                                      |  |

13

**Table 3-11. Switching Specifications—Audio Serial Port (ASP)**

Test conditions (unless specified otherwise): VDD\_A = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; input timings are measured at V<sub>IL</sub> and V<sub>IH</sub> thresholds, output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds for VDD\_IO logic (as specified in Table 3-8); T<sub>A</sub> = 25°C.

| Parameter 1,2,3,4,5                                    |                                                        | Symbol                                                                                                                                                                           | Minimum                  | Maximum                 | Unit                 |                  |
|--------------------------------------------------------|--------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-------------------------|----------------------|------------------|
| Secondary Mode,<br>VDD_IO = 3.3 V                      | ASP_FSYNC input sample/frame rate                      | Fs                                                                                                                                                                               | 32                       | 768                     | kHz                  |                  |
|                                                        | ASP_FSYNC pulse width                                  | t <sub>HI:FSYNC</sub>                                                                                                                                                            | 1/f <sub>ASP_BCLK</sub>  | —                       | ns                   |                  |
|                                                        | ASP_BCLK frequency                                     | f <sub>BCLK</sub>                                                                                                                                                                | 2.048                    | 24.576                  | MHz                  |                  |
|                                                        | ASP_BCLK high period                                   | t <sub>HI:BCLK</sub>                                                                                                                                                             | 18                       | —                       | ns                   |                  |
|                                                        | ASP_BCLK low period                                    | t <sub>LO:BCLK</sub>                                                                                                                                                             | 18                       | —                       | ns                   |                  |
|                                                        | ASP_FSYNC setup time before ASP_BCLK latching edge     | t <sub>SU:FSYNC</sub>                                                                                                                                                            | 5                        | —                       | ns                   |                  |
|                                                        | ASP_FSYNC hold time after ASP_BCLK latching edge       | t <sub>H:FSYNC</sub>                                                                                                                                                             | 5                        | —                       | ns                   |                  |
|                                                        | ASP_DOUT delay after ASP_BCLK launching edge           | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>D:BCLK-DOUT</sub> | 0<br>0                  | 10<br>12             | ns<br>ns         |
|                                                        | ASP_DOUT Hi-Z delay after ASP_BCLK latching edge       | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:HiZ</sub>     | 0<br>0                  | 9<br>9               | ns<br>ns         |
|                                                        | ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:EN</sub>      | 0<br>10                 | 10<br>28             | ns<br>ns         |
|                                                        | ASP_x load capacitance                                 | ASP_DOUTx                                                                                                                                                                        | —                        | 0                       | 150                  | pF               |
|                                                        | Primary Mode,<br>VDD_IO = 3.3 V                        | ASP_FSYNC output sample/frame rate                                                                                                                                               | Fs                       | 32                      | 768                  | kHz              |
| ASP_BCLK frequency                                     |                                                        | f <sub>BCLK</sub>                                                                                                                                                                | 2.8224                   | 24.576                  | MHz                  |                  |
| ASP_BCLK duty cycle                                    |                                                        | PLL enabled, MCLK duty cycle 40–60%<br>PLL bypass, BCLK < 22.5792 MHz, MCLK 40–60%<br>PLL bypass, BCLK ≥ 22.5792 MHz, MCLK 45–55%<br>PLL bypass, BCLK ≥ 22.5792 MHz, MCLK 40–60% | D <sub>BCLK</sub>        | 45<br>45<br>42<br>37    | 55<br>55<br>58<br>63 | %<br>%<br>%<br>% |
| ASP_FSYNC delay time after ASP_BCLK launching edge     |                                                        | t <sub>D:BCLK-FSYNC</sub>                                                                                                                                                        | 0                        | 20                      | ns                   |                  |
| ASP_DOUT delay after ASP_BCLK launching edge           |                                                        | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>D:BCLK-DOUT</sub> | 0<br>0                  | 11<br>13             | ns<br>ns         |
| ASP_DOUT Hi-Z delay after ASP_BCLK latching edge       |                                                        | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:HiZ</sub>     | 0<br>0                  | 10<br>10             | ns<br>ns         |
| ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge |                                                        | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:EN</sub>      | 0<br>7                  | 15<br>28             | ns<br>ns         |
| ASP_x load capacitance                                 |                                                        | ASP_BCLK<br>ASP_FSYNC<br>ASP_DOUTx                                                                                                                                               | —                        | 0<br>0<br>0             | 50<br>50<br>150      | pF<br>pF<br>pF   |
| Secondary Mode,<br>VDD_IO = 1.8 V                      |                                                        | ASP_FSYNC input sample/frame rate                                                                                                                                                | Fs                       | 32                      | 768                  | kHz              |
|                                                        |                                                        | ASP_FSYNC pulse width                                                                                                                                                            | t <sub>HI:FSYNC</sub>    | 1/f <sub>ASP_BCLK</sub> | —                    | ns               |
|                                                        |                                                        | ASP_BCLK frequency                                                                                                                                                               | f <sub>BCLK</sub>        | 2.048                   | 24.576               | MHz              |
|                                                        |                                                        | ASP_BCLK high period                                                                                                                                                             | t <sub>HI:BCLK</sub>     | 18                      | —                    | ns               |
|                                                        | ASP_BCLK low period                                    | t <sub>LO:BCLK</sub>                                                                                                                                                             | 18                       | —                       | ns                   |                  |
|                                                        | ASP_FSYNC setup time before ASP_BCLK latching edge     | t <sub>SU:FSYNC</sub>                                                                                                                                                            | 5                        | —                       | ns                   |                  |
|                                                        | ASP_FSYNC hold time after ASP_BCLK latching edge       | t <sub>H:FSYNC</sub>                                                                                                                                                             | 5                        | —                       | ns                   |                  |
|                                                        | ASP_DOUT delay after ASP_BCLK launching edge           | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>D:BCLK-DOUT</sub> | 0<br>0                  | 15<br>17             | ns<br>ns         |
|                                                        | ASP_DOUT Hi-Z delay after ASP_BCLK latching edge       | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:HiZ</sub>     | 0<br>0                  | 12<br>12             | ns<br>ns         |
|                                                        | ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge | half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                                                  | t <sub>DLY:EN</sub>      | 0<br>11                 | 15<br>33             | ns<br>ns         |
|                                                        | ASP_x load capacitance                                 | ASP_DOUTx                                                                                                                                                                        | —                        | 0                       | 150                  | pF               |


**Table 3-11. Switching Specifications—Audio Serial Port (ASP) (Cont.)**

Test conditions (unless specified otherwise): VDD\_A = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; input timings are measured at V<sub>IL</sub> and V<sub>IH</sub> thresholds, output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds for VDD\_IO logic (as specified in Table 3-8); T<sub>A</sub> = 25°C.


| Parameter 1,2,3,4,5             |                                                                                                                                                                                                         | Symbol                    | Minimum | Maximum | Unit |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------|---------|------|
| Primary Mode,<br>VDD_IO = 1.8 V | ASP_FSYNC output sample/frame rate                                                                                                                                                                      | F <sub>s</sub>            | 32      | 768     | kHz  |
|                                 | ASP_BCLK frequency                                                                                                                                                                                      | f <sub>BCLK</sub>         | 2.8224  | 24.576  | MHz  |
|                                 | ASP_BCLK duty cycle<br>PLL enabled, MCLK duty cycle 40–60%<br>PLL bypass, BCLK < 22.5792 MHz, MCLK 40–60%<br>PLL bypass, BCLK ≥ 22.5792 MHz, MCLK 45–55%<br>PLL bypass, BCLK ≥ 22.5792 MHz, MCLK 40–60% | D <sub>BCLK</sub>         | 45      | 55      | %    |
|                                 |                                                                                                                                                                                                         |                           | 45      | 55      | %    |
|                                 |                                                                                                                                                                                                         |                           | 39      | 61      | %    |
|                                 |                                                                                                                                                                                                         |                           | 34      | 66      | %    |
|                                 | ASP_FSYNC delay time after ASP_BCLK launching edge                                                                                                                                                      | t <sub>D:BCLK-FSYNC</sub> | 0       | 20      | ns   |
|                                 | ASP_DOUT delay after ASP_BCLK launching edge<br>half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                         | t <sub>D:BCLK-DOUT</sub>  | 0       | 16      | ns   |
|                                 |                                                                                                                                                                                                         |                           | 0       | 18      | ns   |
|                                 | ASP_DOUT Hi-Z delay after ASP_BCLK latching edge<br>half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                                     | t <sub>DLY:HiZ</sub>      | 0       | 13      | ns   |
|                                 |                                                                                                                                                                                                         |                           | 0       | 13      | ns   |
|                                 | ASP_DOUT delay from Hi-Z after ASP_BCLK launching edge<br>half-cycle mode, load = 50 pF<br>full-cycle mode, load = 150 pF                                                                               | t <sub>DLY:EN</sub>       | 0       | 15      | ns   |
|                                 |                                                                                                                                                                                                         |                           | 7       | 34      | ns   |
|                                 |                                                                                                                                                                                                         |                           | 0       | 34      | ns   |
|                                 | ASP_x load capacitance                                                                                                                                                                                  | —                         | 0       | 50      | pF   |
|                                 |                                                                                                                                                                                                         |                           | 0       | 50      | pF   |
|                                 |                                                                                                                                                                                                         |                           | 0       | 150     | pF   |

1. The ASP\_BCLK launching edge is selectable. Half-cycle mode = ASP\_BCLK launching edge is opposite to latching edge. Full-cycle mode = ASP\_BCLK launching edge is same as latching edge.


2. ASP timing in I<sup>2</sup>S and Left-Justified Modes  
Note that ASP\_BCLK can be inverted if required; the figure shows the default polarity in half-cycle mode.




3. ASP timing in TDM Mode  
Note that ASP\_BCLK can be inverted if required; the figure shows the default polarity in half-cycle mode.



4. ASP\_DOUT timing for multiple devices sharing the audio serial port bus—half-cycle mode.



5. ASP\_DOUT timing for multiple devices sharing the audio serial port bus—full-cycle mode.




**Table 3-12. Switching Specifications—I2C Control Port**

Test conditions (unless specified otherwise): VDD\_A = 3.3 V; VDD\_IO = 1.71–3.63 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; input timings are measured at  $V_{IL}$  and  $V_{IH}$  thresholds, output timings are measured at  $V_{OL}$  and  $V_{OH}$  thresholds for VDD\_IO logic (as specified in Table 3-8);  $T_A = 25^\circ\text{C}$ .

| Parameter <sup>1,2</sup>                             | Symbol                                | Minimum           | Maximum | Unit |    |
|------------------------------------------------------|---------------------------------------|-------------------|---------|------|----|
| SCL clock frequency                                  | f <sub>SCL</sub>                      | —                 | 1000    | kHz  |    |
| Clock low time                                       | t <sub>LOW</sub>                      | 500               | —       | ns   |    |
| Clock high time                                      | t <sub>HIGH</sub>                     | 260               | —       | ns   |    |
| Start condition hold time (before first clock pulse) | t <sub>HDST</sub>                     | 260               | —       | ns   |    |
| Setup time for repeated start                        | t <sub>SUST</sub>                     | 260               | —       | ns   |    |
| Rise time of SCL and SDA                             | f <sub>SCL</sub> ≤ 100 kHz            | t <sub>RC</sub>   | 600     | 1000 | ns |
|                                                      | 100 kHz < f <sub>SCL</sub> ≤ 400 kHz  |                   | 180     | 300  | ns |
|                                                      | 400 kHz < f <sub>SCL</sub> ≤ 1000 kHz |                   | 72      | 120  | ns |
| Fall time of SCL and SDA                             | f <sub>SCL</sub> ≤ 100 kHz            | t <sub>FC</sub>   | 6.5     | 300  | ns |
|                                                      | 100 kHz < f <sub>SCL</sub> ≤ 400 kHz  |                   | 6.5     | 300  | ns |
|                                                      | 400 kHz < f <sub>SCL</sub> ≤ 1000 kHz |                   | 6.5     | 120  | ns |
| Rise time variation between SDA and SCL              | —                                     | —                 | 1.67    | x    |    |
| Fall time variation between SDA and SCL              | f <sub>SCL</sub> ≤ 100 kHz            | —                 | 100     | ns   |    |
|                                                      | 100 kHz < f <sub>SCL</sub> ≤ 400 kHz  | —                 | 100     | ns   |    |
|                                                      | 400 kHz < f <sub>SCL</sub> ≤ 1000 kHz | —                 | 75      | ns   |    |
| Setup time for stop condition                        | t <sub>SUSP</sub>                     | 260               | —       | ns   |    |
| SDA setup time to SCL rising                         | t <sub>SUD</sub>                      | 50                | —       | ns   |    |
| SDA input hold time from SCL falling <sup>3</sup>    | t <sub>HDDI</sub>                     | 0                 | —       | ns   |    |
| Output data valid (Data/ACK) <sup>4</sup>            | f <sub>SCL</sub> ≤ 100 kHz            | t <sub>VDDO</sub> | —       | 3450 | ns |
|                                                      | 100 kHz < f <sub>SCL</sub> ≤ 400 kHz  |                   | —       | 900  | ns |
|                                                      | 400 kHz < f <sub>SCL</sub> ≤ 1000 kHz |                   | —       | 450  | ns |
| Bus free time between transmissions                  | t <sub>BUF</sub>                      | 500               | —       | ns   |    |
| SDA bus capacitance                                  | C <sub>B</sub>                        | —                 | 550     | pF   |    |
| SCL/SDA pull-up resistance                           | R <sub>P</sub>                        | 500               | —       | Ω    |    |
| Pulse width of spikes to be suppressed               | t <sub>ps</sub>                       | 0                 | 50      | ns   |    |

1. All timing is relative to thresholds specified in Table 3-8,  $V_{IL}$  and  $V_{IH}$  for input signals, and  $V_{OL}$  and  $V_{OH}$  for output signals.

2. I2C control-port timing.



3. Data must be held long enough to bridge the transition time,  $t_{FC}$ , of SCL.


4. Time from falling edge of SCL until data output is valid.

**Table 3-13. Switching Specifications—SPI Control Port**

Test conditions (unless specified otherwise): VDD\_A = 3.3 V; VDD\_IO = 1.71–3.63 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; input timings are measured at V<sub>IL</sub> and V<sub>IH</sub> thresholds, output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds for VDD\_IO logic (as specified in Table 3-8); T<sub>A</sub> = 25°C.

| Parameter <sup>1</sup>                      | Symbol           | Minimum | Maximum | Unit |
|---------------------------------------------|------------------|---------|---------|------|
| SPI_SCK frequency                           | f <sub>SCY</sub> | —       | 24      | MHz  |
| SPI_CS falling edge to SPI_SCK rising edge  | t <sub>SSU</sub> | 5       | —       | ns   |
| SPI_SCK falling edge to SPI_CS rising edge  | t <sub>SHO</sub> | 0.5     | —       | ns   |
| SPI_SCK pulse width low                     | t <sub>SCL</sub> | 18.5    | —       | ns   |
| SPI_SCK pulse width high                    | t <sub>SCH</sub> | 18.5    | —       | ns   |
| SPI_SDI to SPI_SCK setup time               | t <sub>DSU</sub> | 5       | —       | ns   |
| SPI_SDI to SPI_SCK hold time                | t <sub>DHO</sub> | 2.5     | —       | ns   |
| SPI_SCK falling edge to SPI_SDO transition  | t <sub>DL</sub>  | 0       | 15      | ns   |
| SPI_CS rising edge to SPI_SDO output high-Z | —                | 0       | 15      | ns   |
| Bus free time between active SPI_CS         | t <sub>SH</sub>  | 20      | —       | ns   |

1. SPI control-port timing.




**Table 3-14. Switching Specifications—SPI Controller (Hybrid Gain Control)**


Test conditions (unless specified otherwise): VDD\_A = VDD\_IO = 3.3 V; VDD\_D = 1.2 V (powered from internal LDO); Ground = GND = GND\_A = GND\_D = 0 V; voltages are with respect to ground; output timings are measured at V<sub>OL</sub> and V<sub>OH</sub> thresholds for VDD\_A logic (as specified in Table 3-8); T<sub>A</sub> = 25°C.

| Parameter <sup>1,2</sup>                   | Symbol           | Minimum                             | Maximum | Unit |
|--------------------------------------------|------------------|-------------------------------------|---------|------|
| HGC_SCK frequency                          | f <sub>SCY</sub> | —                                   | 12.288  | MHz  |
| HGC_CS falling edge to HGC_SCK rising edge | t <sub>CSU</sub> | 30                                  | —       | ns   |
| HGC_SCK falling edge to HGC_CS rising edge | t <sub>CHO</sub> | 30                                  | —       | ns   |
| HGC_SCK pulse width low                    | t <sub>SCL</sub> | 40                                  | —       | ns   |
| HGC_SCK pulse width high                   | t <sub>SCH</sub> | 40                                  | —       | ns   |
| HGC_SCK falling edge to HGC_SDO transition | t <sub>DL</sub>  | C <sub>LOAD</sub> (HGC_SDO) = 30 pF |         | ns   |
|                                            |                  | C <sub>LOAD</sub> (HGC_SDO) = 60 pF |         | ns   |

1. SPI Controller timing, CPHA = 0.



2. SPI Controller timing, CPHA = 1.



## 4 Functional Description

### 4.1 Device Power and Reset

The CS5308S is powered using VDD\_A1, VDD\_A2, VDD\_D, and VDD\_IO external supplies.

**Notes:** The VDD\_A1 and VDD\_A2 rails should be tied together and powered from a single supply. The associated power domain is referred to as VDD\_A.

The digital supply, VDD\_D, is powered from an internal LDO regulator. The output of the LDO regulator is provided on the LDO\_D\_FILT pin—the VDD\_D pin should be connected to LDO\_D\_FILT.

There are no power-sequencing requirements—supplies can be enabled in any order.

The CS5308S is in reset if the  $\overline{\text{RESET}}$  pin is asserted (Logic 0), or if the VDD\_A or VDD\_D supply is below the respective reset threshold defined in [Table 3-9](#).

All ground pins, including the ground paddle, must be tied to a common ground plane directly underneath the CS5308S.

### 4.2 Hardware Configuration

The CS5308S supports hardware and software control modes. In hardware mode, the device configuration is determined entirely by external resistors connected to the hardware-control pins. In software mode, the I<sup>2</sup>C/SPI control port is used to configure the device.

In hardware mode, the audio serial port (ASP) configuration is selected using the CONFIG1 and CONFIG2 pins as described in [Table 4-1](#). See [Section 4.4](#) for more details of the sample-rate selection. See [Section 4.7](#) for more details of the ASP operation.

**Table 4-1. Hardware Control—ASP Configuration**

| Pin Name | Pin Configuration  |                | Description                                                                                                    |
|----------|--------------------|----------------|----------------------------------------------------------------------------------------------------------------|
| CONFIG1  | Pull-up to VDD_A   | 0 $\Omega$     | Software control mode (I <sup>2</sup> C/SPI)                                                                   |
|          |                    | 4.7 k $\Omega$ | ASP Primary Mode, 44.1 kHz, 48 kHz sample rate                                                                 |
|          |                    | 22 k $\Omega$  | ASP Primary Mode, 88.2 kHz, 96 kHz sample rate                                                                 |
|          |                    | 100 k $\Omega$ | ASP Primary Mode, 176.4 kHz, 192 kHz sample rate                                                               |
|          | Pull-down to GND_A | 100 k $\Omega$ | ASP Secondary Mode, 176.4 kHz, 192 kHz sample rate                                                             |
|          |                    | 22 k $\Omega$  | ASP Secondary Mode, 88.2 kHz, 96 kHz sample rate                                                               |
|          |                    | 4.7 k $\Omega$ | ASP Secondary Mode, 44.1 kHz, 48 kHz sample rate                                                               |
|          |                    | 0 $\Omega$     | ASP Secondary Mode, autodetect sample rate <sup>1</sup>                                                        |
| CONFIG2  | Pull-up to VDD_A   | 0 $\Omega$     | ASP TDM Mode—minimum time slots <sup>2</sup>                                                                   |
|          |                    | 4.7 k $\Omega$ | ASP TDM Mode—maximum time slots <sup>3</sup> , data output on BCLK falling edge (half-cycle mode) <sup>4</sup> |
|          |                    | 22 k $\Omega$  | ASP TDM Mode—maximum time slots <sup>3</sup> , data output on BCLK rising edge (full-cycle mode) <sup>5</sup>  |
|          |                    | 100 k $\Omega$ | —                                                                                                              |
|          | Pull-down to GND_A | 100 k $\Omega$ | —                                                                                                              |
|          |                    | 22 k $\Omega$  | —                                                                                                              |
|          |                    | 4.7 k $\Omega$ | ASP Left-Justified Mode                                                                                        |
|          |                    | 0 $\Omega$     | ASP I <sup>2</sup> S Mode                                                                                      |

1. Valid sample rates for autodetect are 32, 44.1, 48, 88.2, 96, 176.4, and 192 kHz.

2. The ASP data format is configured to support the minimum number of time slots necessary for the 8-channel CS5308S output.

3. The ASP data format is configured to support the maximum number of time slots for the applicable BCLK rate.

4. Half-cycle mode = ASP\_DOUT launching edge (BCLK falling) is opposite to the receiving-device latching edge (BCLK rising).

5. Full-cycle mode = ASP\_DOUT launching edge (BCLK rising) is same as the receiving-device latching edge.

If the ASP is configured for TDM data format with maximum time slots, the TDM slot selection is determined using the CONFIG3 pin as described in [Table 4-2](#). See [Section 4.7](#) for more details of the ASP TDM modes.

**Table 4-2. Hardware Control—TDM Slot Selection**

| Pin Name | Pin Configuration  |                | Description    |
|----------|--------------------|----------------|----------------|
| CONFIG3  | Pull-up to VDD_A   | 0 $\Omega$     | Slots 8–15 [1] |
|          |                    | 4.7 k $\Omega$ |                |
|          |                    | 22 k $\Omega$  |                |
|          |                    | 100 k $\Omega$ |                |
|          | Pull-down to GND_A | 100 k $\Omega$ | Slots 0–7      |
|          |                    | 22 k $\Omega$  |                |
|          |                    | 4.7 k $\Omega$ |                |
|          |                    | 0 $\Omega$     |                |

1. Slots 8–15 are only valid in 16-slot TDM Mode.

The ASP channel-ordering configuration is determined using the CONFIG4 pin as described in [Table 4-3](#). See [Section 4.7.5](#) for more details of the ASP reverse channel-order option.

**Table 4-3. Hardware Control—ASP Channel Order**

| Pin Name | Pin Configuration  |                | Channel Order |
|----------|--------------------|----------------|---------------|
| CONFIG4  | Pull-up to VDD_A   | 4.7 k $\Omega$ | Default       |
|          | Pull-down to GND_A | 4.7 k $\Omega$ | Reversed      |

In hardware mode, the digital filter selection is determined using the CONFIG5 pin as described in [Table 4-4](#). See [Section 4.6](#) for more details of the digital filters.

**Table 4-4. Hardware Control—Digital Filter Selection**

| Pin Name | Pin Configuration  |                | Description                               |
|----------|--------------------|----------------|-------------------------------------------|
| CONFIG5  | Pull-up to VDD_A   | 0 $\Omega$     | Minimum phase, slow roll-off, HPF bypass  |
|          |                    | 4.7 k $\Omega$ | Minimum phase, fast roll-off, HPF bypass  |
|          |                    | 22 k $\Omega$  | Linear phase, slow roll-off, HPF bypass   |
|          |                    | 100 k $\Omega$ | Linear phase, fast roll-off, HPF bypass   |
|          | Pull-down to GND_A | 100 k $\Omega$ | Linear phase, fast roll-off, HPF enabled  |
|          |                    | 22 k $\Omega$  | Linear phase, slow roll-off, HPF enabled  |
|          |                    | 4.7 k $\Omega$ | Minimum phase, fast roll-off, HPF enabled |
|          |                    | 0 $\Omega$     | Minimum phase, slow roll-off, HPF enabled |

In hardware mode, the device configuration is latched when reset is released (either power-on reset or deassertion of the  $\overline{\text{RESET}}$  pin). In hardware mode, the configuration cannot be changed while the device is operational. To update the device configuration, the  $\overline{\text{RESET}}$  pin must be asserted (Logic 0), or the device power cycled, in order to read new settings on the CONFIGx pins.

If software mode is selected (i.e., CONFIG1 is connected to VDD\_A), the ASP configuration and digital-filter selection are controlled by register writes via the applicable control interface. Unused CONFIGx pins should be terminated as described in [Section 1.3](#).

**Notes:** In software mode, the CONFIG2, CONFIG3, and CONFIG4 pins can optionally be used to support the hybrid gain control function (see [Section 4.5.4](#)).

In software mode, the CONFIG5 pin is used to select the I<sup>2</sup>C target address (see [Section 4.8](#)). If the SPI control interface is used, it is recommended to connect the CONFIG5 pin to GND.

### 4.2.1 Control Sequence for Device Start-Up

To ensure correct ADC behavior, additional control requirements must be followed to reset the ADCs. The control sequence in [Table 4-5](#) must be executed after power is initially applied.

**Table 4-5. Control Sequence for Start-Up**

| Step | Description                                                  |
|------|--------------------------------------------------------------|
| 1    | Apply power and deassert $\overline{\text{RESET}}$ (Logic 1) |
| 2    | Wait 2 ms                                                    |
| 3    | Assert $\overline{\text{RESET}}$ (Logic 0)                   |
| 4    | Wait 1 ms                                                    |
| 5    | Deassert $\overline{\text{RESET}}$ (Logic 1)                 |

**Note:** If the  $\overline{\text{RESET}}$  pin cannot be controlled independently, the same effect can be achieved by disabling the VDD\_IO supply to assert  $\overline{\text{RESET}}$ . The  $\overline{\text{RESET}}$  pin must be tied to VDD\_IO in this case.

## 4.3 Software Configuration

Software control mode is enabled if the CONFIG1 pin is connected to VDD\_A. In software control mode, the CS5308S is configured by writing to control registers using the control port.

The control port supports I<sup>2</sup>C and SPI modes of operation; the applicable mode is detected automatically on the respective interface pins. In I<sup>2</sup>C mode, the target address is selectable using the CONFIG5 pin. See [Section 4.8](#) for further details of the I<sup>2</sup>C/SPI control port.

In software control mode, [GLOBAL\\_EN](#) is used as the global control field for enabling/disabling the CS5308S functions. The device should be configured using the applicable control registers before setting [GLOBAL\\_EN](#).

**Note:** The clocking ([Section 4.4](#)) and ASP ([Section 4.7](#)) control registers are only valid on the rising edge of [GLOBAL\\_EN](#). Writing to these registers has no effect at any other time. It is recommended to select the disabled state ([GLOBAL\\_EN](#) = 0) before writing to these registers.

A reset of the CS5308S can be triggered by writing 0x5A to the [SW\\_RESET](#) field. A software reset disables all functions and sets the control registers to their default states.

### 4.3.1 Control Sequences for Device Start-Up

To ensure correct ADC behavior, the [GLOBAL\\_EN](#) bit must be toggled to reset the ADCs. The control sequence in [Table 4-6](#) must be executed each time the [GLOBAL\\_EN](#) bit is used to enable the device.

**Table 4-6. Control Sequence for ADC Reset**

| Step | Description                                                                                         |
|------|-----------------------------------------------------------------------------------------------------|
| 1    | Configure the device, including setting the required ADC-enable bits ( <a href="#">INx_ADC_EN</a> ) |
| 2    | Set <a href="#">GLOBAL_EN</a>                                                                       |
| 3    | Clear <a href="#">GLOBAL_EN</a>                                                                     |
| 4    | Set <a href="#">GLOBAL_EN</a>                                                                       |

If the clocking configuration uses the PLL (i.e., if `SYSCLK_SRC = 1`), a sequence of register writes must be applied to ensure correct PLL behavior. The control sequence in Table 4-7 must be executed after `GLOBAL_EN` is set.

**Note:** After setting `GLOBAL_EN`, a delay of 1 ms (or more) is required before executing the control sequence.

**Table 4-7. Control Sequence for PLL Operation**

| Step | Register | Value  |
|------|----------|--------|
| 1    | 0x0100   | 0x003B |
| 2    | 0x0100   | 0x0079 |
| 3    | 0x0120   | 0x001C |
| 4    | 0x0614   | 0x007F |
| 5    | 0x0612   | 0x7692 |
| 6    | 0x0614   | 0x003F |
| 7    | 0x0614   | 0x007F |
| 8    | 0x0120   | 0x0018 |
| 9    | 0x0534   | 0x0001 |

## 4.4 System Clocking


Clocking for the CS5308S is provided from the ASP interface (BCLK) or else using the dedicated MCLK input.

In software control mode, the integrated PLL can be used to generate the internal system clock from the external reference. The MCLK signal can be used as a direct clock reference, bypassing the PLL. If BCLK is selected as the clock reference, the PLL is always used and cannot be bypassed.

**Note:** The PLL is not supported in hardware control mode.

In ASP Secondary Mode, the FSYNC input is used to control the ADC sample timing, enabling multiple CS5308S devices to operate synchronously in a system. See Section 4.7 for more details of the ASP.

The clocking architecture is illustrated in Fig. 4-1.



**Figure 4-1. System Clocking**

### 4.4.1 Hardware Control Mode

In hardware control mode, the system clock is provided using the MCLK input. The frequency must be 24.576 MHz (for 48 kHz-related sample rates), or 22.5792 MHz (for 44.1 kHz-related sample rates).

The sample rate is selected using the CONFIG1 pin as described in [Section 4.2](#). Sample rates 44.1 kHz–192 kHz can be configured, or else the autodetect option (32 kHz–192 kHz) automatically configures the device according to the ASP interface clock signals. Note the autodetect sample-rate option is only valid if the ASP is operating in Secondary Mode (see [Section 4.7](#)).

The sample rate must be related to the MCLK input as follows:

- MCLK = 24.576 MHz. Supports sample rates 32, 48, 96, 192 kHz
- MCLK = 22.5792 MHz. Supports sample rates 44.1, 88.2, 176.4 kHz

Note that, if the ASP is configured in Secondary Mode, the external clocks (MCLK, BCLK, and FSYNC) must be derived from a common clock source, i.e., the clocks must be synchronized.

## 4.4.2 Software Control Mode

In software (I<sup>2</sup>C/SPI) control mode, the clocking configuration is selected using the following control fields:

- The sample rate is configured using [SAMPLE\\_RATE](#). Sample rates 32 kHz–768 kHz can be configured, or else the autodetect option automatically configures the device according to the ASP interface clock signals. The sample rate must be related to the system clock reference as described in [Table 4-9](#).

Note that the sample-rate autodetect option is only valid if all the following conditions are met:

- Sample rate is 32 kHz–192 kHz
- The clock reference source is MCLK (with or without PLL)
- ASP is operating in Secondary Mode (see [Section 4.7](#))
- The system clock source is selected using [SYSCLK\\_SRC](#). The clock source can be either MCLK or the output from the PLL. If MCLK is selected (i.e., PLL bypass), the MCLK frequency must be 24.576 MHz (for 48 kHz-related sample rates) or 22.5792 MHz (for 44.1 kHz-related sample rates).
- The input reference to the PLL is selected using [PLL\\_REFCLK\\_SRC](#). The reference can be either MCLK or BCLK. Note the BCLK reference is only valid if the ASP is operating in Secondary Mode.
- The frequency of the PLL input reference is configured using [PLL\\_REFCLK\\_FREQ](#).

If the clocking configuration uses the PLL (i.e., if [SYSCLK\\_SRC](#) = 1), a sequence of register writes must be performed after the device is enabled using [GLOBAL\\_EN](#). See [Section 4.3.1](#) for further details.

If BCLK is configured as the clock source, the BCLK and MCLK pins must be connected together.

The supported clocking configurations are summarized in [Table 4-8](#).

**Table 4-8. System Clock Configuration**

| <a href="#">SYSCLK_SRC</a> | <a href="#">PLL_REFCLK_SRC</a> | Description                                | Reference Frequency                           | Sample Rate Autodetect Supported |
|----------------------------|--------------------------------|--------------------------------------------|-----------------------------------------------|----------------------------------|
| 0                          | X                              | MCLK reference, PLL bypass                 | 24.576 MHz or 22.5792 MHz                     | Yes                              |
| 1                          | 1                              | MCLK reference, PLL enabled <sup>1</sup>   | Configured by <a href="#">PLL_REFCLK_FREQ</a> | Yes                              |
| 1                          | 0                              | BCLK reference, PLL enabled <sup>1,2</sup> |                                               | No                               |

1. See [Section 4.3.1](#) for start-up control requirements if the PLL is used.

2. If BCLK is configured as the clock source, the BCLK and MCLK pins must be connected together.

The sample rate must be related to the system clock reference as described in [Table 4-9](#).

**Table 4-9. Sample Rate Options**

| Reference Frequency (MHz) | PLL_REFCLK_FREQ | Sample Rate (kHz) <sup>1,2</sup> |
|---------------------------|-----------------|----------------------------------|
| 2.8224                    | 00              | 44.1, 88.2, 176.4, 352.8, 705.6  |
| 5.6448                    | 01              |                                  |
| 11.2896                   | 10              |                                  |
| 22.5792                   | 11              |                                  |
| 3.072                     | 00              | 32, 48, 96, 192, 384, 768        |
| 6.144                     | 01              |                                  |
| 12.288                    | 10              |                                  |
| 24.576                    | 11              |                                  |

1. Sample rate is configured using [SAMPLE\\_RATE](#).

2. Sample rates 705.6 kHz and 768 kHz are supported for a maximum of four channels only (i.e., with input channels summed as described in [Section 4.5.5](#)).

Note that, if MCLK is configured as the clock source (with or without PLL) and the ASP is configured in Secondary Mode, the external clocks (MCLK, BCLK, and FSYNC) must be derived from a common clock source, i.e., the clocks must be synchronized.

## 4.5 ADC and Analog Input

The CS5308S supports eight analog input channels, each incorporating a high-performance sigma-delta analog-to-digital converter (ADC). Digital volume and mute control is provided on each input channel.

Note that the digital volume and mute controls are supported in software (I<sup>2</sup>C/SPI) control mode only. In hardware control mode, all channels are enabled with 0 dB gain.

### 4.5.1 ADC Path Enable

The analog input and ADC paths are enabled using [INx\\_ADC\\_EN](#) (where x indicates the channel number 1–8).

**Note:** For each pair of ADC input paths (1–2, 3–4, 5–6, or 7–8) both paths must always be configured in the same state (enabled or disabled). For example, input path 1 should not be enabled without also enabling input path 2.

The polarity of the ADC output can be inverted using [INx\\_INV](#) for the respective channel.

The CS5308S supports selectable impedance on the input pins. The mid-impedance option is configured by default. The input pins can be configured high impedance by setting [IN12\\_HIZ](#), [IN34\\_HIZ](#), [IN56\\_HIZ](#), or [IN78\\_HIZ](#). Each control bit configures a pair of input channels. Note that power consumption is increased in the high-impedance configuration.

### 4.5.2 Digital Volume and Mute

The ADC signal path incorporates a digital volume control, supporting a gain range of –127.5 dB to 0 dB in 0.5 dB steps. Volume ramping and digital mute is also supported.

The digital volume is configured using [INx\\_VOL](#) for the respective input channel. The digital mute is enabled by setting [INx\\_MUTE](#).

Writing to the volume or mute fields has no effect on the signal path until a 1 is written to [IN\\_VU](#). Writing 1 to [IN\\_VU](#) causes the volume and mute settings to be updated on all input paths simultaneously.

When the volume or mute is changed, the gain of the affected signal paths is ramped up or down to the new setting. For increasing gain, the rate is controlled by [IN\\_RAMP\\_RATE\\_INC](#); for decreasing gain, the rate is controlled by [IN\\_RAMP\\_RATE\\_DEC](#).

**Note:** The [IN\\_RAMP\\_RATE\\_INC](#) and [IN\\_RAMP\\_RATE\\_DEC](#) fields should not be changed while a volume ramp is in progress.

### 4.5.3 Input Clip Warning

The CS5308S provides a clip-warning function on the ADC input paths; this can be used to provide a warning of large or clipped signal levels. The clip warning is indicated using latching status bits, and can also be configured as a logic output on a hardware pin.

The clip-warning threshold level is configured using [IN\\_CLIP\\_THRESH](#). The selected level applies to all input paths.

If an input signal exceeds the clip-warning threshold, the [INx\\_CLIP\\_WARN](#) bit is set (where x indicates the channel number 1–8). These bits are latching fields which, once set, remain set until a 1 is written to the respective bits. These bits can be polled at any time or in response to the logic output signal being asserted.

The clip-warning status can be configured as a logic output on a hardware pin. This is supported on different pins by setting the applicable control bit shown in [Table 4-10](#).

The logic output is active low, i.e., Logic 0 if the clip-warning threshold is exceeded on any input path. The logic output can be either CMOS driven or open drain; this is selected using [CLIP\\_OP\\_CFG](#).

**Table 4-10. Clip Warning Output**

| Pin Name  | Power Supply <sup>1</sup> | Output Enable                     | Notes                                                                                                                                  |
|-----------|---------------------------|-----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| CONFIG4   | VDD_A                     | <a href="#">CONFIG4_CLIP_EN</a>   | Clip-warning output is not supported if hybrid gain control (see <a href="#">Section 4.5.4</a> ) is used.                              |
| CONFIG3   | VDD_IO                    | <a href="#">CONFIG3_CLIP_EN</a>   |                                                                                                                                        |
| CONFIG2   | VDD_IO                    | <a href="#">CONFIG2_CLIP_EN</a>   |                                                                                                                                        |
| SPI_CS    | VDD_IO                    | <a href="#">SPI_CS_CLIP_EN</a>    | Clip-warning output is not supported if the SPI control port (see <a href="#">Section 4.8.2</a> ) is used.                             |
| ASP_DOUT4 | VDD_IO                    | <a href="#">ASP_DOUT4_CLIP_EN</a> | Clip-warning output is not supported if the ASP (see <a href="#">Section 4.7</a> ) is configured for 705.6 kHz or 768 kHz sample rate. |
| ASP_DOUT3 | VDD_IO                    | <a href="#">ASP_DOUT3_CLIP_EN</a> |                                                                                                                                        |
| ASP_DOUT2 | VDD_IO                    | <a href="#">ASP_DOUT2_CLIP_EN</a> |                                                                                                                                        |

1. The digital I/O logic levels for each pin are defined with respect to the applicable power supply. See [Table 3-8](#) for details.


### 4.5.4 Hybrid Gain Control (HGC)

The CS5308S provides the capability to control an external preamplifier (or PGA) associated with the ADC input path. The combination of internal and external gain can be used to optimize the dynamic range of the signal path across a wide range of signal levels.

In typical applications, separate gain stages are provided for analog and digital control of the signal path. The analog stage provides a coarse gain control; the digital stage enables fine adjustment. The CS5308S enables external (analog) and internal (digital) gain adjustments to be fully synchronized across the combined gain range.

A configurable transient-masking function is integrated with the gain-control circuits; this enables seamless gain adjustment by actively suppressing the switching transients often associated with the analog gain selection.

The external PGA is controlled by the CS5308S using a serial interface implemented on the CONFIG pins as shown in [Fig. 4-2](#). Multiple PGAs can be independently controlled in a daisy-chain configuration.



**Figure 4-2. Hybrid Gain Control**

To configure the signal path, the host processor writes control data to the CS5308S, which then forwards the data to the external PGAs using the serial interface. Zero-cross detection is used to synchronize the PGA configuration with the input signal and with the CS5308S digital volume control, ensuring seamless operation across the combined gain range.

Volume ramping is supported on the internal digital volume (see [Section 4.5.2](#)); the volume ramp is coordinated with the external PGA control, enabling smooth transitions across the full range of the internal and external gain selections.

The SPI controller interface can also be used to control auxiliary functions associated with the analog input path (e.g., high-pass filter, pad, or phantom power) using a port expander or similar external IC.

#### 4.5.4.1 SPI Controller Interface Configuration

The SPI controller interface is supported using the CONFIG2, CONFIG3, and CONFIG4 pins, which must be configured for the SPI function if required. The SPI function is enabled using [HGC\\_SPI\\_EN](#). The interface comprises three connections as follows:

- CONFIG2/HGC\_SCK = Clock output
- CONFIG3/HGC\_SDO = Data output
- CONFIG4/HGC\_CS = Chip select ( $\overline{\text{CS}}$ ), active low

**Note:** The SPI interface connections are powered by VDD\_A. The digital I/O levels for these pins are referenced to nominal 3.3 V logic (see [Table 3-8](#)).


The CS5308S configures the analog gain circuits using a bit pattern which is transmitted to each of the connected devices in a daisy-chain manner. The bit pattern is shifted through each of the connected devices, allowing each device to be individually controlled via a shared data interface.

The SPI interface is fully configurable and flexible to support a wide variety of external gain-control implementations. The SPI data definition is not fixed on the CS5308S; the SPI data can be configured to support whatever bit patterns are required in the specific application.

The number of bits associated with each connected device is configured using the [CHx\\_BIT\\_PATT\\_LENGTH](#) field for the respective audio channel. This field should be set to 0 for any audio channel where there is no associated device to be controlled.

A maximum of two auxiliary devices can also be controlled (e.g., for high-pass filter, pad, or phantom-power selection). The number of bits associated with the auxiliary devices is configured using the respective [AUXx\\_BIT\\_PATT\\_LENGTH](#) field. This field should be set to 0 if there is no associated device to be controlled.

Typical connections are shown in Fig. 4-3. Note the CS5308S transmits the bit patterns in the sequence AUX2, AUX1, ... CH8, CH2, CH1. The daisy-chain wiring of the external devices must be in the order shown in Fig. 4-3, to ensure each device is configured with its corresponding bit pattern.



**Figure 4-3. Hybrid Gain Interface Connections**

The SPI controller is configurable to support different timing and signal-polarity options. The **CPOL** bit controls the polarity of the clock output; the **CPHA** bit controls which phase of the clock cycle the data output is valid. See Table 3-14 for timing specifications.

The SPI clock rate is derived as an integer division of the system clock frequency (24.576 MHz for 48 kHz-related sample rates, or 22.5792 MHz for 44.1 kHz-related sample rates). The SPI clock rate is configured using **SCK\_DIV**. The fastest SPI clock rate is 12.288 MHz or 11.2896 MHz, depending on sample rate. Slower clock rates can be used to ensure correct timing of the bus signals in applications where a large load capacitance is connected to the SPI outputs.

The minimum idle period between SPI transactions is configured using **CS\_IDLE\_DUR**. The delay between the falling  $\overline{\text{CS}}$  edge and the first SCK edge is configured using **CS\_FALL\_DELAY**. The minimum delay between the last SCK edge and the rising  $\overline{\text{CS}}$  edge is configured using **CS\_RISE\_DELAY**.

Note that, in normal operation, the timing of the rising  $\overline{\text{CS}}$  edge is controlled by the zero-cross detection; the **CS\_RISE\_DELAY** field determines the minimum delay.

The  $\overline{\text{CS}}$  output is asserted low at the start of each SPI transaction; the SPI controller then transmits the bit patterns for as many audio/aux channels as are configured with a non-zero bit-pattern length. After all the bit patterns have been transmitted,  $\overline{\text{CS}}$  is set high to complete the transaction (see Section 4.5.4.2 for further details on timing).

#### 4.5.4.2 Gain Control Optimization

The CS5308S provides tunable parameters to minimize any audible artifacts when changing the gain configuration.

After a bit pattern has been clocked out to configure the analog gain circuits, the CS5308S waits for a zero-cross detection in the affected audio channel before completing the SPI transaction by deasserting the  $\overline{CS}$  signal. This ensures the gain change is aligned with the zero crossing, on the assumption that deasserting the  $\overline{CS}$  (Logic 1) causes the new gain setting to be applied immediately in the external circuit. A timeout for zero-cross detection is configured using [ZC\\_TIMEOUT](#).

The digital gain for each signal path is controlled internally to the CS5308S. After the analog gain is updated, a delay is applied before updating the digital gain. The delay is used to account for the time difference between the analog gain being updated and the change in signal level reaching the gain-control block. The delay, configured using [DIG\\_GAIN\\_DELAY](#), is used to align the analog and digital gain updates in the audio stream.

The [DIG\\_GAIN\\_DELAY](#) field should be set equal to the sum of the external path delay (analog gain circuit + input buffer) and the ADC filter group delay. The ADC filter characteristics are specified in [Table 3-5](#). The combined delay should be rounded down for the purposes of selecting the nearest [DIG\\_GAIN\\_DELAY](#) option.

A transient-masking function is also available; this is enabled using [TM\\_EN](#). If enabled, the CS5308S repeats one audio sample for the duration of the transient period, masking the artifact arising from the gain change.

The [TM\\_DELAY](#) field defines the time from the analog gain update to the onset of the transient masking. The duration of the masking is configured using [TM\\_HOLD\\_TIME](#).

Transient masking is most effective on low-amplitude signals and is not recommended for larger signals. The CS5308S incorporates a level detector to selectively determine whether the masking should be applied. The transient-masking level detector is enabled on each audio channel using the respective [CHx\\_TM\\_LD\\_EN](#) bit. The level detector calculates the signal level using an exponential moving average (EMA) function; the time constant is configurable using [TM\\_LD\\_TIME](#).

If the level detector is enabled, the threshold for transient masking is configured using [TM\\_LD\\_THRESH](#)—masking is applied if the signal level is below the threshold. If the level detector is disabled, transient masking is applied regardless of the signal level.

#### 4.5.4.3 Audio Channel Gain Control

The host processor configures the analog and digital gain for each audio channel by writing to the respective [CHx\\_ANA\\_GAIN](#) and [CHx\\_DIG\\_GAIN](#) fields. The host also writes the [CHx\\_BIT\\_PATT](#) fields to provide the bit pattern to configure the external device for the required analog gain.

**Note:** The bit pattern is a maximum of 32 bits (the size is configured using [CHx\\_BIT\\_PATT\\_LENGTH](#)). If the bit pattern is 16 bits or less, it is stored in the [CHx\\_BIT\\_PATT\\_1](#) field. The MSB represents the first-transmitted bit of the pattern; one or more of the LSBs may be unused, depending on the size of the bit pattern. If the bit pattern is more than 16 bits, the remaining bits are stored in [CHx\\_BIT\\_PATT\\_0](#).

The analog and digital gain settings do not become effective immediately on updating the control fields. Writing 1 to [CHx\\_UPDATE](#) indicates the settings for the respective audio channel have been updated and are ready to be applied; the CS5308S services each updated channel in turn and applies the respective gain settings at the earliest opportunity. Note that the exact timing varies, dependent on the zero-cross detection for each affected channel.

The [BUSY\\_STS](#) bit, if set, indicates that gain updates are pending for one or more audio channels (i.e., gain settings have been written to the CS5308S, but not yet applied to the respective audio paths). The bit is cleared automatically when all updates have been applied to the respective channels.

Note that the gain settings and bit patterns for each audio channel can be written at any time, regardless of whether an earlier update is currently pending for that channel.

If ADC input summing is enabled (see [Section 4.5.5](#)), the combined paths are configured using the control registers associated with the lowest-numbered ADC in the group. For example, the ADC3+ADC4 group is configured using the IN3/ADC3 control registers. The SPI-controlled gain function is only supported for the lowest-numbered ADC in the group; the bit pattern length ([CHx\\_BIT\\_PATT\\_LENGTH](#)) must be set to 0 for all other input channels in each group.

If an audio channel is enabled, but does not have any associated SPI-controlled external gain circuit, the analog gain and digital gain for the respective channel must be maintained at 0 dB (default).

For efficiency of the host-processor interactions, the [CHx\\_BIT\\_PATT](#), [CHx\\_ANA\\_GAIN](#), and [CHx\\_DIG\\_GAIN](#) fields can be written as a contiguous block (i.e., one auto-incrementing I<sup>2</sup>C/SPI write operation). The [CHx\\_UPDATE](#) bit can be set in the same I<sup>2</sup>C/SPI operation as writing to the corresponding [CHx\\_DIG\\_GAIN](#).

**Note:** If [CHx\\_UPDATE](#) is written 0 when updating the volume/bit-pattern fields, the settings are latched internally but the updates are not applied to the audio path and do not cause the [BUSY\\_STS](#) bit to be set. Writing 0 to [CHx\\_UPDATE](#) is used in the initialization steps described in [Section 4.5.4.6](#). The hybrid gain control must be initialized as described in [Section 4.5.4.6](#) before writing 1 to any of the [CHx\\_UPDATE](#) bits.

#### 4.5.4.4 Gain Ramping Control


The CS5308S supports independent control of the analog (coarse) and digital (fine) gain stages of the input path. When the digital gain is updated, the gain is ramped up or down to the new value; the ramp rate is configurable as described in [Section 4.5.2](#). When the analog gain is updated, the CS5308S uses digital control to provide a ramped response, masking the larger step size of the analog gain.

For example, if the analog gain is increased by 3 dB, the gain step is initially canceled out by decreasing the digital gain by -3 dB. Following this, the digital gain is smoothly ramped up by 3 dB to give the desired overall gain.

Gain ramping is supported for changes in analog gain up to a maximum step size of  $\pm 15$  dB. Note that the digital adjustment used to cancel the initial analog step is supported using a combination of the digital gain and digital volume functions; this enables support for step changes in analog gain that exceed the  $\pm 12$  dB digital gain control range.

Note there is no restriction on whether the analog, digital, or both gains are updated in the same operation—the gain ramping is supported for all combinations.

The gain ramping is illustrated in [Fig. 4-4](#). In the example shown, the analog gain is updated from 0 dB to 3 dB. The digital gain is updated from 2 dB to 1 dB. The digital gain is initially set to -1 dB and then ramped to give a smooth transition from 2 dB to 4 dB in the overall (analog + digital) response.



**Figure 4-4. Gain Ramping**

The gain ramping is configurable using [STEP\\_RAMP\\_EN](#). If this bit is set (default), the CS5308S uses a step change in the digital gain to mask the analog gain steps. If this bit is clear, there is no masking of the analog gain steps.

**Note:** If gain ramping is enabled ([STEP\\_RAMP\\_EN](#) = 1), the volume increasing/decreasing ramp rates must be set to nonzero values. See [Section 4.5.2](#) to configure the volume ramp rates.

#### 4.5.4.5 Auxiliary Device Control

The host processor configures the auxiliary devices by writing to the respective [AUXx\\_BIT\\_PATT](#) fields. Each field contains the bit pattern to configure the respective external device as required.

**Note:** The bit pattern is a maximum of 32 bits (the size is configured using [AUXx\\_BIT\\_PATT\\_LENGTH](#)). If the bit pattern is 16 bits or less, it is stored in the [AUXx\\_BIT\\_PATT\\_1](#) field. The MSB represents the first-transmitted bit of the pattern; one or more of the LSBs may be unused, depending on the size of the bit pattern. If the bit pattern is more than 16 bits, the remaining bits are stored in [AUXx\\_BIT\\_PATT\\_0](#).

If the auxiliary bit patterns are updated, the new settings are latched internally and are not reflected in the SPI data output until a 1 is written to [INIT\\_UPDATE](#). Note that the host processor must confirm that the gain controller is idle ([BUSY\\_STS](#) = 0) before writing to [INIT\\_UPDATE](#).

#### 4.5.4.6 Initialization

The hybrid gain controller must be initialized to ensure correct gain-ramping behavior. The host processor should configure the bit patterns, analog gain, and digital gain fields for all channels—writing [CHx\\_UPDATE](#) = 0 for each audio channel—and then write 1 to [INIT\\_UPDATE](#) to transmit the bit patterns and initialize the internal gain-control algorithms. Note that the host processor must confirm that the gain controller is idle ([BUSY\\_STS](#) = 0) before writing to [INIT\\_UPDATE](#).

**Note:** There is no zero-cross detection or transient masking when using [INIT\\_UPDATE](#), so audible artifacts may occur. It is recommended to mute all audio channels (using [Inx\\_MUTE](#)) to suppress any unintended transients.

Writing to [INIT\\_UPDATE](#) has no effect if [BUSY\\_STS](#) = 1, indicating that gain updates are pending for one or more audio channels. The host processor can cancel any pending gain updates by writing 1 to [ABORT](#)—this can be used to return the controller to the idle state as quickly as possible, in readiness for initializing the system with a new configuration.

If the [ABORT](#) bit is written, the CS5308S does not become idle until it has finished applying the updates to the audio channel currently being processed. The host processor must always check the controller is idle ([BUSY\\_STS](#) = 0) before writing to [INIT\\_UPDATE](#).

**Note:** Any gain updates that are canceled using the [ABORT](#) bit may result in an inconsistency between the register map and the respective internal/external gain settings. The [ABORT](#) bit should only be used as part of a control sequence that also uses [INIT\\_UPDATE](#) to apply a new configuration to all channels.

### 4.5.5 ADC Input Summing

The ADC signal paths can be combined in groups of two, four, or eight channels; this can be used to achieve enhanced dynamic-range performance on the respective paths.

The ADC input summing is configured using [IN\\_SUM\\_MODE](#). The supported options are described in [Table 4-11](#).


**Note:** The [IN\\_SUM\\_MODE](#) field should not be changed while [GLOBAL\\_EN](#) is set. The [GLOBAL\\_EN](#) bit should always be cleared before writing to [IN\\_SUM\\_MODE](#).

**Table 4-11. ADC Input Summing**

| Configuration                     | Description      | Input Summing Configuration                      |
|-----------------------------------|------------------|--------------------------------------------------|
| Default                           | 8-channel output | ADC1–ADC8 as individual ADCs                     |
| ADCs combined in groups of two    | 4-channel output | ADC1+ADC2<br>ADC3+ADC4<br>ADC5+ADC6<br>ADC7+ADC8 |
| ADCs combined in groups of four   | 2-channel output | ADC1+ADC2+ADC3+ADC4<br>ADC5+ADC6+ADC7+ADC8       |
| ADCs combined as a group of eight | 1-channel output | ADC1+ADC2+ADC3+ADC4+ADC5+ADC6+ADC7+ADC8          |

If the ADC paths are combined, the respective analog input connections must be linked together to provide the same input to each of the respective ADC channels. Typical connections are shown in [Fig. 4-5](#).

The combined ADC paths are configured using the control registers associated with the lowest-numbered ADC in the group. For example, the ADC3+ADC4 group is configured using the IN3/ADC3 control registers.



**Figure 4-5. Input Summing**

### 4.5.6 External Components

The analog input channels are supported using external buffer circuits, also incorporating anti-alias filters. A typical buffer circuit is shown in [Fig. 2-1](#); the typical buffer circuit shown produces a full-scale (0 dBFS) output from a 8 V<sub>RMS</sub> differential input.

Note that a common-mode bias must be applied to the input pins; this is typically derived from the VMID reference as shown in [Fig. 2-1](#). Other input-buffer circuit topologies are also possible, including support for single-ended input signals.

The CS5308S input impedance is configurable as described in [Section 4.5.1](#). The design of the input buffer circuit must take account of the applicable input impedance.

- If high-impedance input is selected, the VMID reference used by the input buffer can be provided from the CS5308S outputs ADC\_VMID1 and ADC\_VMID2, as shown in [Fig. 2-1](#).
- If mid-impedance input is selected, the VMID reference used by the input buffer must be provided using external components as shown in [Fig. 2-2](#).
- In hardware control mode, the default (mid-impedance) configuration is selected; in this case, the VMID reference must be connected as shown in [Fig. 2-2](#).

## 4.6 Digital Filter Selection

The ADC input path incorporates a decimation filter and a high-pass filter. Four types of decimation filter are supported:

- Fast roll-off, minimum phase
- Fast roll-off, linear phase
- Slow roll-off, minimum phase
- Slow roll-off, linear phase

The minimum-phase filters offer the lowest latency and an impulse response with no pre-ringing, at the expense of potential in-band phase distortion. The linear-phase filters have no phase distortion, but also higher latency and a symmetric impulse response.

The slow roll-off filters offer the best impulse response and signal clarity across the audio bandwidth, minimizing latency and phase distortion up to 20 kHz. The fast roll-off filters maximize the signal bandwidth (as a function of the selected sample rate), and widen the stop band to a lower minimum frequency.

In hardware control mode, the filter selection is determined by the CONFIG5 pin (see [Section 4.2](#)). In software (I<sup>2</sup>C/SPI) control mode, the decimation filter is selected using `IN_FILTER_SEL`; the high-pass filter is enabled using `IN_HPF_EN`.

Performance plots showing the characteristics of the different filters are shown in [Section 8](#).

## 4.7 Audio Serial Port (ASP)

The multichannel ASP supports the output of digital audio samples from the CS5308S. The ASP can be configured as a primary or secondary interface, and supports I<sup>2</sup>S, left-justified, and TDM data formats. The audio samples can be distributed across four data lines, enabling additional bandwidth and flexibility.

Timing specifications for the ASP are described in [Table 3-11](#). An option is supported to drive the output data (DOUT) on the rising or falling BCLK edge; driving on the rising edge (assuming noninverted BCLK polarity) can be used to support a larger load capacitance by increasing the time between the launching edge from the CS5308S and the sampling edge at the receiving device.

In hardware control mode, the ASP data format is determined by the CONFIGx pins (see [Section 4.2](#)). In software (I<sup>2</sup>C/SPI) control mode, the ASP data format is configured using register fields.


In hardware mode, sample rates 32 kHz–192 kHz are supported. In software mode, the CS5308S supports sample rates 32 kHz–384 kHz. Note that 768 kHz sample rate is also supported for four channels or fewer (i.e., if channel summing is enabled as described in [Section 4.5.5](#)).

### 4.7.1 Primary and Secondary Operation


The ASP interface can operate as a primary or secondary interface. In the primary configuration, the BCLK and FSYNC signals are generated by the CS5308S. In the secondary configuration, the BCLK and FSYNC pins are inputs, allowing another device to drive the respective signals.

In hardware control mode, the ASP is configured as a primary or secondary interface using the CONFIG1 pin (see [Section 4.2](#)). In software control mode, the ASP primary/secondary configuration is selected using `ASP_PRIMARY`.

The ASP operation as a primary or secondary interface is illustrated in [Fig. 4-6](#) and [Fig. 4-7](#).



**Figure 4-6. Primary Mode**




**Figure 4-7. Secondary Mode**

## 4.7.2 ASP Data Formats

The ASP interface can be configured to operate in I<sup>2</sup>S, left-justified, or TDM data formats as illustrated in Fig. 4-8 through Fig. 4-10. The data-bit order is MSB first in each case; data words are encoded in 2's complement (signed, fixed-point) format. Each audio sample is allocated a time slot within the FSYNC frame. Multiple data lines provide capacity to support different audio channels concurrently on different data pins.

- In I<sup>2</sup>S Mode, the MSB is valid on the second BCLK rising edge following a FSYNC transition. The other bits up to the LSB are valid on each successive BCLK cycle. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.


I<sup>2</sup>S Mode data format is shown in Fig. 4-8.



**Figure 4-8. I<sup>2</sup>S Data Format**

- In Left-Justified Mode, the MSB is valid on the first BCLK rising edge following a FSYNC transition. The other bits up to the LSB are valid on each successive BCLK cycle. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.

Left-Justified Mode data format is shown in Fig. 4-9.




**Figure 4-9. Left-Justified Data Format**

- In TDM modes, the MSB of the first channel is valid on the second BCLK rising edge following the rising FSYNC edge. Subsequent channels follow immediately after the previous one. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of the last channel data and the start of the next FSYNC frame.

In Primary Mode, the FSYNC output resembles the frame pulse shown in Fig. 4-10. In Secondary Mode, the FSYNC pulse duration can be anything less than  $1/F_s$ , provided the falling edge of the frame pulse occurs at least one BCLK period before the rising edge of the next frame pulse.

TDM Mode data format is shown in Fig. 4-10.



**Figure 4-10. TDM Data Format**


### 4.7.3 ASP Configuration

In hardware control mode, the ASP data format is determined by the CONFIG1 and CONFIG2 pins (see Section 4.2).


In software control mode, the ASP data format is configured using `SAMPLE_RATE` and `ASP_FORMAT`. If ASP Primary Mode is selected (see Section 4.7.1), the BCLK frequency is configured using `ASP_BCLK_FREQ`.

In software control mode, the BCLK polarity is selected using `ASP_BCLK_INV`. The polarity selection is valid in primary and secondary modes, and determines whether the data is valid for sampling on the rising edge or the falling edge.

The BCLK polarity is illustrated in Fig. 4-11 and Fig. 4-12. Note that, in hardware control mode, the BCLK polarity is assumed to be noninverted.



**Figure 4-11. Noninverted BCLK**



**Figure 4-12. Inverted BCLK**

In TDM Mode, the two data-format options are supported as follows:

- TDM Mode—minimum time slots. The ASP data format is configured to support the minimum number of time slots necessary for the 8-channel CS5308S output. This mode allows the BCLK rate to be as low as possible, equating to a minimum of 32 BCLK cycles per audio sample.
- TDM Mode—maximum time slots. The ASP data format is configured to support the maximum number of time slots for the applicable BCLK rate. The mode is designed for the maximum BCLK rate (22.5792 MHz for 44.1 kHz-related sample rates, or 24.576 MHz for 48 kHz-related sample rates), enabling the maximum possible bandwidth on the ASP data bus to be shared with other devices.

Note that, for sample rates >48 kHz, the TDM data format is the same regardless of the minimum/maximum time-slot option.

If the ASP is configured for TDM Mode with maximum time slots, the output data (DOUT) can be driven either on the rising or falling BCLK edge. Driving on the rising edge (assuming noninverted BCLK polarity) can be used to support a larger load capacitance by increasing the time between the launching edge from the CS5308S and the sampling edge at the receiving device.

Note that the ASP timing options are dependent on the behavior of the receiving device. It is assumed, for noninverted BCLK, the data is sampled on the rising BCLK edge. Similarly, for inverted BCLK, it is assumed the data is sampled on the falling BCLK edge.

The DOUT drive options for half-cycle and full-cycle mode are described in [Table 4-12](#). In full-cycle mode, the output data is driven on the same BCLK edge as it is sampled (i.e., one full BCLK cycle before the sampling edge).

**Table 4-12. TDM Mode (Maximum Time Slots)—DOUT Drive Timing**

| TDM Mode <sup>1</sup> | BCLK Polarity <sup>2</sup> | DOUT launching (drive) edge | DOUT latching (sampling) edge |
|-----------------------|----------------------------|-----------------------------|-------------------------------|
| Half-cycle            | Noninverted                | BCLK falling                | BCLK rising                   |
|                       | Inverted                   | BCLK rising                 | BCLK falling                  |
| Full-cycle            | Noninverted                | BCLK rising                 | BCLK rising                   |
|                       | Inverted                   | BCLK falling                | BCLK falling                  |

1. The TDM variant is selected using the CONFIG2 pin (in hardware control mode) or [ASP\\_FORMAT](#) (in software control mode).

2. The BCLK polarity is selected using [ASP\\_BCLK\\_INV](#) in software control mode. In hardware control mode, the polarity is assumed noninverted.

The ASP configuration depends on the sample rate and the selected data format as described in [Table 4-13](#). The output data is provided on one or more ASP\_DOUTx pins, depending on the selected data format.

**Table 4-13. ASP Data Format**

| ASP Format <sup>1</sup>          | ASP Sample Rate <sup>2,3</sup> | DOUT pins used | Time slots per frame <sup>4</sup> | BCLK <sup>5,6</sup>          |
|----------------------------------|--------------------------------|----------------|-----------------------------------|------------------------------|
| I <sup>2</sup> S, Left-Justified | 32 kHz                         | 4              | 2                                 | BCLK ≥ 64 fs <sup>[7]</sup>  |
|                                  | 44.1 kHz, 48 kHz               | 4              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 88.2 kHz, 96 kHz               | 4              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 176.4 kHz, 192 kHz             | 4              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 352.8 kHz, 384 kHz             | 4              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz             | —              | —                                 | —                            |
|                                  | Autodetect (32 kHz–192 kHz)    | 4              | 2                                 | BCLK ≥ 64 fs                 |
| TDM—minimum time slots           | 32 kHz                         | 1              | 8                                 | BCLK ≥ 256 fs <sup>[7]</sup> |
|                                  | 44.1 kHz, 48 kHz               | 1              | 8                                 | BCLK ≥ 256 fs                |
|                                  | 88.2 kHz, 96 kHz               | 1              | 8                                 | BCLK = 256 fs                |
|                                  | 176.4 kHz, 192 kHz             | 2              | 4                                 | BCLK = 128 fs                |
|                                  | 352.8 kHz, 384 kHz             | 4              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz             | —              | —                                 | —                            |
|                                  | Autodetect (32 kHz–192 kHz)    | 2              | 4                                 | BCLK ≥ 128 fs                |
| TDM—maximum time slots           | 32 kHz                         | 1              | 16                                | BCLK ≥ 512 fs <sup>[7]</sup> |
|                                  | 44.1 kHz, 48 kHz               | 1              | 16                                | BCLK = 512 fs                |
|                                  | 88.2 kHz, 96 kHz               | 1              | 8                                 | BCLK = 256 fs                |
|                                  | 176.4 kHz, 192 kHz             | 2              | 4                                 | BCLK = 128 fs                |
|                                  | 352.8 kHz, 384 kHz             | 4              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz             | —              | —                                 | —                            |
|                                  | Autodetect (32 kHz–192 kHz)    | 2              | 4                                 | BCLK ≥ 128 fs                |

1. The ASP format is selected using the CONFIG2 pin (in hardware control mode) or [ASP\\_FORMAT](#) (in software control mode).

2. The sample rate is selected using the CONFIG1 pin (in hardware control mode) or [SAMPLE\\_RATE](#) (in software control mode).

3. Sample rates 32 kHz–384 kHz supported in software control mode, 32 kHz–192 kHz in hardware control mode.

4. Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.


5. The BCLK rate must be a constant integer multiple of the sample rate (fs).

6. In ASP primary mode (hardware control), the BCLK frequency is the minimum specified rate. In ASP primary mode (software control), the BCLK frequency is configured using [ASP\\_BCLK\\_FREQ](#).

7. In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.


The ASP data format in I<sup>2</sup>S, Left-Justified, and TDM interface modes as illustrated in Fig. 4-13 through Fig. 4-17. Refer to Table 4-13 for the applicable definition.

- If I<sup>2</sup>S data format is selected, the ASP supports audio channels 1–8 as shown in Fig. 4-13. The minimum BCLK rate is 64 fs (where fs is the sample rate). A higher BCLK frequency can be used, resulting in unused BCLK cycles between the LSB of one sample and the MSB of the next.



**Figure 4-13. I<sup>2</sup>S Data Format**

- If Left-Justified data format is selected, the ASP supports audio channels 1–8 as shown in Fig. 4-14. The minimum BCLK rate is 64 fs (where fs is the sample rate). A higher BCLK frequency can be used, resulting in unused BCLK cycles between the LSB of one sample and the MSB of the next.




**Figure 4-14. Left-Justified Data Format**

- In TDM Mode, the FSYNC frame is configured for 2, 4, 8, or 16 slots as specified in Table 4-13. In 16-slot mode, the slot assignment for audio channels 1–8 is selected using the CONFIG3 pin (in hardware control mode—see Section 4.2) or else using ASP\_TDM\_SLOT (in software control mode). In 2-, 4-, and 8-slot modes, the default slot assignment (slots 0–7) should be selected. The BCLK rate is related to the sample rate (fs) as described in Table 4-13. Where applicable, the BCLK rate can be higher than the stated minimum, resulting in additional unused BCLK cycles between the last slot in the frame and the start of the next frame. The ASP\_DOUTn pins are high impedance if the CS5308S is not transmitting data, allowing other devices on the bus to transmit data during any unused time slots.

In 8- and 16-slot modes, the output data is provided on ASP\_DOUT1; the ASP\_DOUT2, ASP\_DOUT3, and ASP\_DOUT4 pins are not used.


The 8-slot TDM format is shown in Fig. 4-15. In 8-slot TDM format, audio channels 1–8 occupy TDM slots 0–7 respectively.



**Figure 4-15. TDM Data Format—1 x DOUT**

In 4-slot mode, the output data is provided on ASP\_DOUT1 and ASP\_DOUT2.


The 4-slot TDM format is shown in Fig. 4-16.



**Figure 4-16. TDM Data Format—2 x DOUT**

In 2-slot mode, the output data is provided on ASP\_DOUT1, ASP\_DOUT2, ASP\_DOUT3, and ASP\_DOUT4. Note the 2-slot format is used to support 352.8 kHz and 384 kHz sample rates only.

The 2-slot TDM format is shown in Fig. 4-17.



**Figure 4-17. TDM Data Format—4 x DOUT**

## 4.7.4 Input Channel Summing

The ADC signal paths can be combined as described in Section 4.5.5; this can be used to achieve enhanced performance on the respective paths. If the ADC paths are combined, the ASP data format is redefined as a 4-, 2-, or 1-channel output.





If the input channels are combined in groups of two, the CS5308S supports a 4-channel output. The ASP configuration depends on the sample rate and the selected data format as described in [Table 4-14](#). The output data is provided on one or more ASP\_DOUTx pins, depending on the selected data format.


**Table 4-14. ASP Data Format—4-channel**

| ASP Format <sup>1</sup>          | ASP Sample Rate <sup>2</sup> | DOUT pins used | Time slots per frame <sup>3</sup> | BCLK <sup>4,5</sup>          |
|----------------------------------|------------------------------|----------------|-----------------------------------|------------------------------|
| I <sup>2</sup> S, Left-Justified | 32 kHz                       | 2              | 2                                 | BCLK ≥ 64 fs <sup>[6]</sup>  |
|                                  | 44.1 kHz, 48 kHz             | 2              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 88.2 kHz, 96 kHz             | 2              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 176.4 kHz, 192 kHz           | 2              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 352.8 kHz, 384 kHz           | 2              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | —              | —                                 | —                            |
|                                  | Autodetect (32 kHz–192 kHz)  | 2              | 2                                 | BCLK ≥ 64 fs                 |
| TDM—minimum time slots           | 32 kHz                       | 1              | 4                                 | BCLK ≥ 128 fs <sup>[6]</sup> |
|                                  | 44.1 kHz, 48 kHz             | 1              | 4                                 | BCLK ≥ 128 fs                |
|                                  | 88.2 kHz, 96 kHz             | 1              | 4                                 | BCLK ≥ 128 fs                |
|                                  | 176.4 kHz, 192 kHz           | 1              | 4                                 | BCLK = 128 fs                |
|                                  | 352.8 kHz, 384 kHz           | 2              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | 4              | 1                                 | BCLK = 32 fs                 |
|                                  | Autodetect (32 kHz–192 kHz)  | 1              | 4                                 | BCLK ≥ 128 fs                |
| TDM—maximum time slots           | 32 kHz                       | 1              | 16                                | BCLK ≥ 512 fs <sup>[6]</sup> |
|                                  | 44.1 kHz, 48 kHz             | 1              | 16                                | BCLK = 512 fs                |
|                                  | 88.2 kHz, 96 kHz             | 1              | 8                                 | BCLK = 256 fs                |
|                                  | 176.4 kHz, 192 kHz           | 1              | 4                                 | BCLK = 128 fs                |
|                                  | 352.8 kHz, 384 kHz           | 2              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | 4              | 1                                 | BCLK = 32 fs                 |
|                                  | Autodetect (32 kHz–192 kHz)  | 1              | 4                                 | BCLK ≥ 128 fs                |

1. The ASP format is selected using [ASP\\_FORMAT](#).
2. The sample rate is selected using [SAMPLE\\_RATE](#).
3. Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.
4. The BCLK rate must be a constant integer multiple of the sample rate (fs).
5. fs = sample rate. In ASP primary mode, the BCLK frequency is configured using [ASP\\_BCLK\\_FREQ](#).
6. In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.

The 4-channel ASP format is illustrated in [Fig. 4-18](#) through [Fig. 4-22](#).


**Figure 4-18. I2S Data Format**

**Figure 4-19. Left-Justified Data Format**

**Figure 4-20. TDM Data Format—1 x DOUT**

**Figure 4-21. TDM Data Format—2 x DOUT**



**Figure 4-22. TDM Data Format—4 x DOUT**


If the input channels are combined in groups of four, the CS5308S supports a 2-channel output. The ASP configuration depends on the sample rate and the selected data format as described in [Table 4-15](#). The output data is provided on ASP\_DOUT1 in most cases; the ASP\_DOUT2 pin is used for 705.6 kHz/768 kHz operation only.

**Table 4-15. ASP Data Format—2-channel**


| ASP Format <sup>1</sup>          | ASP Sample Rate <sup>2</sup> | DOUT pins used | Time slots per frame <sup>3</sup> | BCLK <sup>4,5</sup>          |
|----------------------------------|------------------------------|----------------|-----------------------------------|------------------------------|
| I <sup>2</sup> S, Left-Justified | 32 kHz                       | 1              | 2                                 | BCLK ≥ 64 fs <sup>[6]</sup>  |
|                                  | 44.1 kHz, 48 kHz             | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 88.2 kHz, 96 kHz             | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 176.4 kHz, 192 kHz           | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 352.8 kHz, 384 kHz           | 1              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | —              | —                                 | —                            |
|                                  | Autodetect (32 kHz–192 kHz)  | 1              | 2                                 | BCLK ≥ 64 fs                 |
| TDM—minimum time slots           | 32 kHz                       | 1              | 2                                 | BCLK ≥ 64 fs <sup>[6]</sup>  |
|                                  | 44.1 kHz, 48 kHz             | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 88.2 kHz, 96 kHz             | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 176.4 kHz, 192 kHz           | 1              | 2                                 | BCLK ≥ 64 fs                 |
|                                  | 352.8 kHz, 384 kHz           | 1              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | 2              | 1                                 | BCLK = 32 fs                 |
|                                  | Autodetect (32 kHz–192 kHz)  | 1              | 2                                 | BCLK ≥ 64 fs                 |
| TDM—maximum time slots           | 32 kHz                       | 1              | 16                                | BCLK ≥ 512 fs <sup>[6]</sup> |
|                                  | 44.1 kHz, 48 kHz             | 1              | 16                                | BCLK = 512 fs                |
|                                  | 88.2 kHz, 96 kHz             | 1              | 8                                 | BCLK = 256 fs                |
|                                  | 176.4 kHz, 192 kHz           | 1              | 4                                 | BCLK = 128 fs                |
|                                  | 352.8 kHz, 384 kHz           | 1              | 2                                 | BCLK = 64 fs                 |
|                                  | 705.6 kHz, 768 kHz           | 2              | 1                                 | BCLK = 32 fs                 |
|                                  | Autodetect (32 kHz–192 kHz)  | 1              | 4                                 | BCLK ≥ 128 fs                |

1. The ASP format is selected using [ASP\\_FORMAT](#).
2. The sample rate is selected using [SAMPLE\\_RATE](#).
3. Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.
4. The BCLK rate must be a constant integer multiple of the sample rate (fs).
5. fs = sample rate. In ASP primary mode, the BCLK frequency is configured using [ASP\\_BCLK\\_FREQ](#).
6. In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.


The 2-channel ASP format is illustrated in [Fig. 4-23](#) through [Fig. 4-26](#).




**Figure 4-23. I2S Data Format**



**Figure 4-24. Left-Justified Data Format**



**Figure 4-25. TDM Data Format—1 x DOUT**



**Figure 4-26. TDM Data Format—2 x DOUT**


If the input channels are combined in a group of eight, the CS5308S supports a 1-channel output. The ASP configuration depends on the sample rate and the selected data format as described in [Table 4-16](#). The output data is provided on ASP\_DOUT1; the ASP\_DOUT2, ASP\_DOUT3 and ASP\_DOUT4 pins are not used.

**Table 4-16. ASP Data Format—1-channel**


| ASP Format 1           | ASP Sample Rate 2           | DOUT pins used | Time slots per frame 3 | BCLK 4,5          |
|------------------------|-----------------------------|----------------|------------------------|-------------------|
| I2S, Left-Justified    | 32 kHz                      | 1              | 2                      | BCLK ≥ 64 fs [6]  |
|                        | 44.1 kHz, 48 kHz            | 1              | 2                      | BCLK ≥ 64 fs      |
|                        | 88.2 kHz, 96 kHz            | 1              | 2                      | BCLK ≥ 64 fs      |
|                        | 176.4 kHz, 192 kHz          | 1              | 2                      | BCLK ≥ 64 fs      |
|                        | 352.8 kHz, 384 kHz          | 1              | 2                      | BCLK = 64 fs      |
|                        | 705.6 kHz, 768 kHz          | —              | —                      | —                 |
|                        | Autodetect (32 kHz–192 kHz) | 1              | 2                      | BCLK ≥ 64 fs      |
| TDM—minimum time slots | 32 kHz                      | 1              | 1                      | BCLK ≥ 64 fs [6]  |
|                        | 44.1 kHz, 48 kHz            | 1              | 1                      | BCLK ≥ 64 fs      |
|                        | 88.2 kHz, 96 kHz            | 1              | 1                      | BCLK ≥ 32 fs      |
|                        | 176.4 kHz, 192 kHz          | 1              | 1                      | BCLK ≥ 32 fs      |
|                        | 352.8 kHz, 384 kHz          | 1              | 1                      | BCLK ≥ 32 fs      |
|                        | 705.6 kHz, 768 kHz          | 1              | 1                      | BCLK = 32 fs      |
|                        | Autodetect (32 kHz–192 kHz) | 1              | 1                      | BCLK ≥ 64 fs      |
| TDM—maximum time slots | 32 kHz                      | 1              | 16                     | BCLK ≥ 512 fs [6] |
|                        | 44.1 kHz, 48 kHz            | 1              | 16                     | BCLK = 512 fs     |
|                        | 88.2 kHz, 96 kHz            | 1              | 8                      | BCLK = 256 fs     |
|                        | 176.4 kHz, 192 kHz          | 1              | 4                      | BCLK = 128 fs     |
|                        | 352.8 kHz, 384 kHz          | 1              | 2                      | BCLK = 64 fs      |
|                        | 705.6 kHz, 768 kHz          | 1              | 1                      | BCLK = 32 fs      |
|                        | Autodetect (32 kHz–192 kHz) | 1              | 4                      | BCLK ≥ 128 fs     |

- The ASP format is selected using [ASP\\_FORMAT](#) (in software control mode).
- The sample rate is selected using [SAMPLE\\_RATE](#) (in software control mode).
- Time slots per frame is the number of data-sample time slots supported on each of the active DOUT pins.
- The BCLK rate must be a constant integer multiple of the sample rate (fs).
- fs = sample rate. In ASP primary mode, the BCLK frequency is configured using [ASP\\_BCLK\\_FREQ](#).
- In ASP primary mode, the specified minimum BCLK frequency for 32 kHz sample rate is not supported. The available options correspond to 96 fs, 192 fs, 384 fs, or 768 fs.


The 1-channel ASP format is illustrated in [Fig. 4-27](#) through [Fig. 4-29](#).



**Figure 4-27. I2S Data Format**



**Figure 4-28. Left-Justified Data Format**




**Figure 4-29. TDM Data Format**

### 4.7.5 ASP Channel Reverse Order


The CS5308S supports an option to reverse the ASP channel order. If the reverse channel order is selected, the ASP data format is reconfigured to output the channels in the opposite order to the default order shown in [Section 4.7.3](#) and [Section 4.7.4](#).

The reverse channel-order option can be used to ease PCB layout constraints, enabling the ASP data ordering to be aligned with the external pin connections, regardless of the orientation of the device on the PCB.

The reverse channel order is illustrated in [Fig. 4-30](#) and [Fig. 4-31](#). The I2S data format is shown as an example; the equivalent channel substitutions are supported in left-justified and TDM format also.



**Figure 4-30. Default Channel Order**



**Figure 4-31. Reverse Channel Order**

In hardware control mode, the ASP channel order is selected using the CONFIG4 hardware control pin, as described in [Section 4.2](#). In software (I<sup>2</sup>C/SPI) control mode, the ASP channel order is selected using [ASP\\_CH\\_REVERSE](#).

## 4.8 I<sup>2</sup>C/SPI Control Port

The CS5308S incorporates a control port, supporting I<sup>2</sup>C or SPI modes of operation. In software control mode, the CS5308S is configured by writing to control registers using the control port.

The control port is automatically configured in I<sup>2</sup>C mode or SPI mode following the first valid I<sup>2</sup>C/SPI activity detected after power-on or hardware reset.

### 4.8.1 I<sup>2</sup>C Control Port

The I<sup>2</sup>C control port is supported using the I2C\_SCL and I2C\_SDA pins.

The CS5308S is a target device on the I<sup>2</sup>C bus—SCL is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple targets (and/or multiple controllers) on the same interface, the CS5308S transmits Logic 1 by tristating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the Logic 1 can be recognized by the controller.

In order to allow many devices to share a single two-wire control bus, every device on the bus has a unique 8-bit device address (this is not the same as the address of each register in the CS5308S). Note that the LSB of the device address is the read/write bit; this bit is set to Logic 1 for read and Logic 0 for write.

The I<sup>2</sup>C device address is configured using the CONFIG5 pin as described in [Table 4-17](#).

**Table 4-17. I<sup>2</sup>C Address Selection—CONFIG5 pin**

| Pin Configuration  |                | I <sup>2</sup> C Address  |
|--------------------|----------------|---------------------------|
| Pull-up to VDD_A   | 0 $\Omega$     | 0x9E (write), 0x9F (read) |
|                    | 4.7 k $\Omega$ | 0x9C (write), 0x9D (read) |
|                    | 22 k $\Omega$  | 0x9A (write), 0x9B (read) |
|                    | 100 k $\Omega$ | 0x98 (write), 0x99 (read) |
| Pull-down to GND_A | 100 k $\Omega$ | 0x96 (write), 0x97 (read) |
|                    | 22 k $\Omega$  | 0x94 (write), 0x95 (read) |
|                    | 4.7 k $\Omega$ | 0x92 (write), 0x93 (read) |
|                    | 0 $\Omega$     | 0x90 (write), 0x91 (read) |

The host device indicates the start of data transfer with a high-to-low transition on SDA while SCL remains high. This indicates that a device address and subsequent address/data bytes follow. The CS5308S responds to the start condition and shifts in the next 8 bits on SDA (8-bit device address, including read/write bit, MSB first). If the device address received matches the device address of the CS5308S, the CS5308S responds by pulling SDA low on the next clock pulse (ACK). If the device address is not recognized or the R/W bit is set incorrectly, the CS5308S returns to the idle condition and waits for a new start condition.

If the device address matches the device address of the CS5308S, the data transfer continues. The controller indicates the end of data transfer with a low-to-high transition on SDA while SCL remains high. After receiving a complete address and data sequence the CS5308S returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e., SDA changes while SCL is high), the device returns to the idle condition.


The I<sup>2</sup>C interface uses a 16-bit register address and 16-bit data words. The register address must be aligned to a 16-bit word boundary (i.e., the LSB must be 0). Note that the full I<sup>2</sup>C message protocol also includes a device address, a read/write bit, and other signaling bits (see [Fig. 4-32](#) and [Fig. 4-33](#)).

The CS5308S supports the following read and write operations:

- Single write
- Single read
- Multiple write
- Multiple read


Continuous (multiple) read and write modes allow register operations to be scheduled faster than is possible with single register operations. In these modes, the CS5308S automatically increments the register address after each data word. Successive data words can be input/output every two data bytes.

The I<sup>2</sup>C protocol for a single, 16-bit register write operation is shown in Fig. 4-32.



**Figure 4-32. Control Interface I<sup>2</sup>C Register Write**

The I<sup>2</sup>C protocol for a single, 16-bit register read operation is shown in Fig. 4-33.




**Figure 4-33. Control Interface I<sup>2</sup>C Register Read**

The control interface also supports other register operations; the interface protocol for these operations is shown in Fig. 4-34 through Fig. 4-37. The terminology used in the following figures is detailed in Table 4-18.

**Table 4-18. Control Interface (I<sup>2</sup>C) Terminology**


| Terminology      | Description                              |
|------------------|------------------------------------------|
| S                | Start condition                          |
| Sr               | Repeated start                           |
| A                | Acknowledge (SDA low)                    |
| $\bar{A}$        | No Acknowledge (SDA high)                |
| P                | Stop condition                           |
| $\overline{R/W}$ | Read/not Write: 0 = Write, 1 = Read      |
| [White field]    | Data flow from bus controller to CS5308S |
| [Gray field]     | Data from CS5308S to bus controller      |

Fig. 4-34 shows a single register write to a specified address.




**Figure 4-34. Single-Register Write to Specified Address**

Fig. 4-35 shows a single register read from a specified address.




**Figure 4-35. Single-Register Read from Specified Address**

Fig. 4-36 shows a multiple register write to a specified address.



**Figure 4-36. Multiple-Register Write to Specified Address**

Fig. 4-37 shows a multiple register read from a specified address.



**Figure 4-37. Multiple-Register Read from Specified Address**

## 4.8.2 SPI Interface

The SPI interface is supported using the  $\overline{\text{SPI\_CS}}$ , SPI\_SCK, SPI\_SDI, and SPI\_SDO pins.

The SDI (data-input) pin supports the following behavior:

- In write operations ( $\text{R}/\overline{\text{W}} = 0$ ), the SDI pin input is driven by the controlling device.
- In read operations ( $\text{R}/\overline{\text{W}} = 1$ ), the SDI pin is ignored following receipt of the valid register address.

The SDO (data-output) pin supports the following behavior:


- If  $\overline{\text{CS}}$  is asserted (Logic 0), the SDO output is actively driven when outputting data and is high impedance at other times. If  $\overline{\text{CS}}$  is not asserted, the SDO output is high impedance.
- The high-impedance state of the SDO output allows the pin to be shared with other peripheral devices.
- The output (SDO) data bit is available to the host device at the rising edge of SCK. See Table 3-13 for timing information.

The SPI interface uses a 15-bit register address and 16-bit data words. Note that the full SPI message protocol also includes a read/write bit and a 16-bit padding phase (see Fig. 4-38 and Fig. 4-39).

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. In these modes, the CS5308S automatically increments the register address at the end of each data word, for as long as  $\overline{\text{CS}}$  is held low and SCK is toggled. Successive data words can be input/output every 16 clock cycles.


The SPI protocol is shown in Fig. 4-38 and Fig. 4-39.

Fig. 4-38 shows a single register write to a specified address.




**Figure 4-38. Control Interface SPI Register Write**

Fig. 4-39 shows a single register read from a specified address.




**Figure 4-39. Control Interface SPI Register Read**

Fig. 4-40 shows a multiple register write to a specified address.



**Figure 4-40. Multiple-Register Write to Specified Address**

Fig. 4-41 shows a multiple register read from a specified address.



**Figure 4-41. Multiple-Register Read from Specified Address**

## 4.9 General-Purpose Output

The CS5308S supports general-purpose outputs on selected digital I/O pins. General-purpose (GP) outputs can be used to provide hardware control signals to other devices.

The general-purpose outputs are multiplexed with other pin functions (e.g., hybrid gain control, I<sup>2</sup>C/SPI control port, or the audio serial port). Note that care must be taken not to configure a pin for GP output if the shared pin function is required.

Each pin is configured for GP output by setting the respective `_FN` bit as noted in [Table 4-19](#). If a pin is configured for GP output, the logic output level is selected using the respective `_LVL` bit.

**Table 4-19. General Purpose Output**

| Pin Name        | Power Supply <sup>1</sup> | Pin Function Select          | Output Level Select           | Notes                                                                                                                                                                           |
|-----------------|---------------------------|------------------------------|-------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CONFIG5         | VDD_A                     | <a href="#">CONFIG5_FN</a>   | <a href="#">CONFIG5_LVL</a>   | GP output is not supported if the I2C control port (see <a href="#">Section 4.8.1</a> ) is used.                                                                                |
| CONFIG4/HGC_CS  | VDD_A                     | <a href="#">CONFIG4_FN</a>   | <a href="#">CONFIG4_LVL</a>   | GP output is not supported if hybrid gain control (see <a href="#">Section 4.5.4</a> ) is used.                                                                                 |
| CONFIG3/HGC_SDO | VDD_A                     | <a href="#">CONFIG3_FN</a>   | <a href="#">CONFIG3_LVL</a>   |                                                                                                                                                                                 |
| CONFIG2/HGC_SCK | VDD_A                     | <a href="#">CONFIG2_FN</a>   | <a href="#">CONFIG2_LVL</a>   |                                                                                                                                                                                 |
| SPI_SCK         | VDD_IO                    | <a href="#">SPI_SCK_FN</a>   | <a href="#">SPI_SCK_LVL</a>   | GP output is not supported if the SPI control port (see <a href="#">Section 4.8.2</a> ) is used.                                                                                |
| SPI_CS          | VDD_IO                    | <a href="#">SPI_CS_FN</a>    | <a href="#">SPI_CS_LVL</a>    |                                                                                                                                                                                 |
| ASP_DOUT4       | VDD_IO                    | <a href="#">ASP_DOUT4_FN</a> | <a href="#">ASP_DOUT4_LVL</a> | Refer to <a href="#">Section 4.7</a> to determine which pins are required for ASP output, depending on the applicable data format. Unused pins can be configured for GP output. |
| ASP_DOUT3       | VDD_IO                    | <a href="#">ASP_DOUT3_FN</a> | <a href="#">ASP_DOUT3_LVL</a> |                                                                                                                                                                                 |
| ASP_DOUT2       | VDD_IO                    | <a href="#">ASP_DOUT2_FN</a> | <a href="#">ASP_DOUT2_LVL</a> |                                                                                                                                                                                 |

1. The digital I/O logic levels for each pin are defined with respect to the applicable power supply. See [Table 3-8](#) for details.

The drive strength of each GP output is configurable using the `_DRV` fields as noted in [Table 4-20](#). Other digital outputs can be similarly configured. Note the `_DRV` field only has effect if the respective pin is configured as an output function.

**Note:** The `_DRV` fields are locked to prevent accidental adjustment. To allow write access to these fields, the user key must be set using the [USER\\_KEY\\_CTRL](#) field. The user key is set by writing 0xAA, followed by 0x55 to [USER\\_KEY\\_CTRL](#). The user key is cleared by writing any other value.

**Table 4-20. Output Drive Strength**

| Pin Name        | Drive Strength Configuration        |
|-----------------|-------------------------------------|
| CONFIG5         | <a href="#">CONFIG5_DRV</a>         |
| CONFIG4/HGC_CS  | <a href="#">CONFIG4_DRV</a>         |
| CONFIG3/HGC_SDO | <a href="#">CONFIG3_DRV</a>         |
| CONFIG2/HGC_SCK | <a href="#">CONFIG2_DRV</a>         |
| SPI_SCK         | <a href="#">SPI_SCK_DRV</a>         |
| SPI_CS          | <a href="#">SPI_CS_DRV</a>          |
| SPI_SDI/I2C_SDA | <a href="#">SPI_SDI_I2C_SDA_DRV</a> |
| SPI_SDO/I2C_SCL | <a href="#">SPI_SDO_I2C_SCL_DRV</a> |
| ASP_BCLK        | <a href="#">ASP_BCLK_DRV</a>        |
| ASP_FSYNC       | <a href="#">ASP_FSYNC_DRV</a>       |
| ASP_DOUT4       | <a href="#">ASP_DOUT4_DRV</a>       |
| ASP_DOUT3       | <a href="#">ASP_DOUT3_DRV</a>       |
| ASP_DOUT2       | <a href="#">ASP_DOUT2_DRV</a>       |
| ASP_DOUT1       | <a href="#">ASP_DOUT1_DRV</a>       |

## 4.10 Device ID

The device ID, and other associated data, can be read from the control fields listed in [Table 4-21](#).


**Table 4-21. Device ID**

| Label                    | Description                 |
|--------------------------|-----------------------------|
| <a href="#">DEVID</a>    | Device ID                   |
| <a href="#">AREVID</a>   | All-layer device revision   |
| <a href="#">MTLREVID</a> | Metal-layer device revision |

## 5 Applications

### 5.1 Input Buffer Circuit

The analog input channels are supported using external buffer circuits. A typical buffer circuit is shown in Fig. 5-1, comprising a high-pass filter and anti-alias filter. The typical buffer circuit shown produces a full-scale (0 dBFS) output from a 8 V<sub>RMS</sub> differential input.



**Figure 5-1. Differential Input Buffer**

The high-pass filter is provided by the AC-coupling capacitor C1 and series resistor R1. Using the values shown, the –3 dB cut-off frequency ( $F_C$ ) can be calculated using the following equation:

$$F_C = \frac{1}{2\pi R_1 C_1} = \frac{1}{2 \times \pi \times 1.2 \times 10^3 \times 68 \times 10^{-6}} = 1.95 \text{ Hz}$$

The anti-alias filter is provided by the op-amp and associated feedback components. The objective is to provide a flat passband for the audio input bandwidth, and sufficient attenuation at the ADC-modulator sample frequency. The low output impedance of the circuit minimizes the distortion of the signal path.

The typical filter shown provides a –3 dB cut-off frequency around 640 kHz, suitable for the highest CS5308S sample rate of 768 kHz. The attenuation slope of –12 dB/octave results in 42 dB attenuation at the ADC-modulator sample frequency of 6.144 MHz.

The –3 dB cut-off frequency is approximated by the following equation:

$$F_C = \frac{1}{2\pi \sqrt{R_2 R_3 C_2^2 C_3}} = \frac{1}{2 \times \pi \times \sqrt{300 \times 10 \times 680 \times 10^{-12} \times 2 \times 15 \times 10^{-9}}} = 640 \text{ kHz}$$

The gain of the input buffer is determined by the ratio  $R_1/R_2$ . The gain should be configured to provide a full-scale signal of 2 V<sub>RMS</sub> at the input to the CS5308S. The values shown in Fig. 5-1 provide a ratio of 4; in this configuration, the buffer supports a full-scale input of 8 V<sub>RMS</sub>.

The VMID reference (common-mode level) for the input buffer can be provided from the ADC\_VMID1 and ADC\_VMID2 outputs. Note that, if mid-impedance input is selected (see Section 4.5.1), a buffered VMID reference must be provided using external components as shown in Fig. 2-2.

Alternative designs for the input buffer are also supported; refer to App Note AN0556 for further information.

### 5.1.1 Recommended Components

To achieve the specified performance characteristics, the choice of external components should observe the following recommendations:

- Capacitors should be stable dielectric types, such as C0G (NP0) or electrolytic.
- Resistors should be low value where possible, to minimize thermal noise.
- Low-noise op-amps should be used, such as Texas Instruments OP1612 or OP1656. The op-amps should meet the minimum performance requirements noted in [Table 5-1](#).

**Table 5-1. Op-Amp Specification**

| Parameter                                 | Specification            |
|-------------------------------------------|--------------------------|
| Input noise                               | 5 nV/ $\sqrt{\text{Hz}}$ |
| Unity gain bandwidth                      | 15 MHz                   |
| Slew rate                                 | 5 V/ $\mu\text{s}$       |
| Total harmonic distortion + noise (THD+N) | -128 dB                  |

### 5.1.2 Unused Input Pins

The recommended input buffer circuit (see [Fig. 5-1](#)) provides a differential connection to the input pins INxP and INxN. Alternative input-buffer circuits may use only a single-ended connection to INxP or INxN. If a single-ended input configuration is used, the unused input pin must be connected to a buffered VMID reference. See [Table 3-9](#) for a buffered VMID circuit.

If one or more input channel is not used (disabled), the respective input pins INxP and INxN should be floating (no connection), as noted in [Section 1.3](#).

## 6 Register Quick Reference

This section gives an overview of the control port registers. Refer to the following bit definition tables for bit assignment information.

This register view is for the CS5308S.

- The register field default values are established upon the deassertion of the  $\overline{\text{RESET}}$  pin or following soft reset.
- A "—" represents a reserved field/access type.
- The reserved field values must not be modified.
- The registers are 16 bits wide, and only word transactions are allowed.
- All visible fields are read/write except where indicated with the following shading:

  Read/write access    
   Read-only access    
   Write-only access    
   User key password access

**Table 6-1. Block Base Addresses**

| Base Address | Block Name         | Register Quick Reference    | Register Description Reference |
|--------------|--------------------|-----------------------------|--------------------------------|
| 0x0000 0000  | <b>DEVID</b>       | <a href="#">Section 6.1</a> | <a href="#">Section 7.1</a>    |
| 0x0000 0040  | <b>CONFIG</b>      | <a href="#">Section 6.2</a> | <a href="#">Section 7.2</a>    |
| 0x0000 0080  | <b>INPUT_PATH</b>  | <a href="#">Section 6.3</a> | <a href="#">Section 7.3</a>    |
| 0x0000 0100  | <b>CTRL_KEYS</b>   | <a href="#">Section 6.4</a> | <a href="#">Section 7.4</a>    |
| 0x0000 2000  | <b>HGC</b>         | <a href="#">Section 6.5</a> | <a href="#">Section 7.5</a>    |
| 0x0000 3D00  | <b>PIN_CONFIG</b>  | <a href="#">Section 6.6</a> | <a href="#">Section 7.6</a>    |
| 0x0000 3E00  | <b>CLIP_DETECT</b> | <a href="#">Section 6.7</a> | <a href="#">Section 7.7</a>    |

### 6.1 DEVID

| Address                              | Register | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7      | 6 | 5 | 4 | 3        | 2 | 1 | 0 |
|--------------------------------------|----------|----------|----|----|----|----|----|---|---|--------|---|---|---|----------|---|---|---|
| 0x0000 0000<br><a href="#">p. 54</a> | DEVID    | DEVID    |    |    |    |    |    |   |   |        |   |   |   |          |   |   |   |
|                                      |          | 0        | 1  | 0  | 1  | 0  | 0  | 1 | 1 | 1      | 0 | 1 | 1 | 1        | 0 | 0 | 0 |
| 0x0000 0004<br><a href="#">p. 54</a> | REVID    | —        |    |    |    |    |    |   |   | AREVID |   |   |   | MTLREVID |   |   |   |
|                                      |          | 0        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 1      | 0 | 1 | 1 | 0        | 0 | 0 | 0 |
| 0x0000 0022<br><a href="#">p. 54</a> | SW_RESET | SW_RESET |    |    |    |    |    |   |   | —      |   |   |   |          |   |   |   |
|                                      |          | 0        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0      | 0 | 0 | 0 | 0        | 0 | 0 | 0 |

### 6.2 CONFIG

| Address                              | Register        | 15 | 14 | 13 | 12         | 11 | 10 | 9              | 8 | 7 | 6            | 5               | 4            | 3 | 2 | 1             | 0              |
|--------------------------------------|-----------------|----|----|----|------------|----|----|----------------|---|---|--------------|-----------------|--------------|---|---|---------------|----------------|
| 0x0000 0040<br><a href="#">p. 55</a> | CLK_CFG_0       | —  |    |    | SYSCLK_SRC | —  |    |                |   |   |              | PLL_REFCLK_FREQ |              | — |   |               | PLL_REFCLK_SRC |
|                                      |                 | 0  | 0  | 0  | 0          | 0  | 0  | 0              | 0 | 0 | 0            | 1               | 1            | 0 | 0 | 0             | 0              |
| 0x0000 0042<br><a href="#">p. 55</a> | CLK_CFG_1       | —  |    |    |            |    |    |                |   |   |              | SAMPLE_RATE     |              |   |   |               |                |
|                                      |                 | 0  | 0  | 0  | 0          | 0  | 0  | 0              | 0 | 0 | 0            | 0               | 0            | 0 | 0 | 0             | 1              |
| 0x0000 0044<br><a href="#">p. 55</a> | CHIP_ENABLE     | —  |    |    |            |    |    |                |   |   |              |                 |              |   |   |               |                |
|                                      |                 | 0  | 0  | 0  | 0          | 0  | 0  | 0              | 0 | 0 | 0            | 0               | 0            | 0 | 0 | 0             | 0              |
| 0x0000 0048<br><a href="#">p. 56</a> | ASP_CFG         | —  |    |    |            |    |    |                |   |   | ASP_BCLK_INV | ASP_PRIMARY     | —            |   |   | ASP_BCLK_FREQ |                |
|                                      |                 | 0  | 0  | 0  | 0          | 0  | 0  | 0              | 0 | 0 | 0            | 0               | 0            | 0 | 0 | 0             | 0              |
| 0x0000 0050<br><a href="#">p. 56</a> | SIGNAL_PATH_CFG | —  |    |    |            |    |    | ASP_CH_REVERSE | — |   |              |                 | ASP_TDM_SLOT |   |   | ASP_FORMAT    |                |
|                                      |                 | 0  | 0  | 0  | 0          | 0  | 0  | 0              | 0 | 0 | 0            | 0               | 0            | 0 | 0 | 0             | 0              |

## 6.3 INPUT\_PATH

| Address                              | Register       | 15       | 14          | 13 | 12        | 11             | 10 | 9             | 8 | 7             | 6                | 5             | 4             | 3             | 2                | 1             | 0             |
|--------------------------------------|----------------|----------|-------------|----|-----------|----------------|----|---------------|---|---------------|------------------|---------------|---------------|---------------|------------------|---------------|---------------|
| 0x0000 0080<br><a href="#">p. 57</a> | IN_ENABLES     | —        |             |    |           |                |    |               |   | IN8<br>ADC_EN | IN7<br>ADC_EN    | IN6<br>ADC_EN | IN5<br>ADC_EN | IN4<br>ADC_EN | IN3<br>ADC_EN    | IN2<br>ADC_EN | IN1<br>ADC_EN |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0082<br><a href="#">p. 57</a> | IN_RAMP_SUM    | —        | IN_SUM_MODE |    | —         | IN_CLIP_THRESH |    |               |   | —             | IN_RAMP_RATE_DEC |               |               | —             | IN_RAMP_RATE_INC |               |               |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 1             | 0             | 0             | 0                | 1             | 0             |
| 0x0000 0086<br><a href="#">p. 58</a> | IN_FILTER      | —        |             |    | IN_HPF_EN | —              |    | IN_FILTER_SEL |   | —             |                  |               |               |               |                  |               |               |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0088<br><a href="#">p. 58</a> | IN_HIZ         | —        |             |    |           |                |    |               |   |               |                  |               |               | IN78_HIZ      | IN56_HIZ         | IN34_HIZ      | IN12_HIZ      |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 008A<br><a href="#">p. 59</a> | IN_INV         | —        |             |    |           |                |    |               |   | IN8_INV       | IN7_INV          | IN6_INV       | IN5_INV       | IN4_INV       | IN3_INV          | IN2_INV       | IN1_INV       |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0090<br><a href="#">p. 59</a> | IN_VOL_CTRL1_0 | IN1_MUTE | —           |    |           |                |    |               |   | IN1_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0092<br><a href="#">p. 59</a> | IN_VOL_CTRL1_1 | IN2_MUTE | —           |    |           |                |    |               |   | IN2_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0094<br><a href="#">p. 60</a> | IN_VOL_CTRL2_0 | IN3_MUTE | —           |    |           |                |    |               |   | IN3_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0096<br><a href="#">p. 60</a> | IN_VOL_CTRL2_1 | IN4_MUTE | —           |    |           |                |    |               |   | IN4_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 0098<br><a href="#">p. 60</a> | IN_VOL_CTRL3_0 | IN5_MUTE | —           |    |           |                |    |               |   | IN5_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 009A<br><a href="#">p. 60</a> | IN_VOL_CTRL3_1 | IN6_MUTE | —           |    |           |                |    |               |   | IN6_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 009C<br><a href="#">p. 61</a> | IN_VOL_CTRL4_0 | IN7_MUTE | —           |    |           |                |    |               |   | IN7_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 009E<br><a href="#">p. 61</a> | IN_VOL_CTRL4_1 | IN8_MUTE | —           |    |           |                |    |               |   | IN8_VOL       |                  |               |               |               |                  |               |               |
|                                      |                | 1        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |
| 0x0000 00A0<br><a href="#">p. 61</a> | IN_VOL_CTRL5   | —        |             |    |           |                |    |               |   |               |                  |               |               |               |                  |               | IN_VU         |
|                                      |                | 0        | 0           | 0  | 0         | 0              | 0  | 0             | 0 | 0             | 0                | 0             | 0             | 0             | 0                | 0             | 0             |

## 6.4 CTRL\_KEYS

| Address               | Register      | 15 ... 8 | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------------|---------------|----------|---------------|---|---|---|---|---|---|---|
| 0x0000 0104           | USER_KEY_CTRL | —        | USER_KEY_CTRL |   |   |   |   |   |   |   |
| <a href="#">p. 61</a> |               | 0x00     | 0             | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## 6.5 HGC

| Address                              | Register | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3     | 2 | 1 | 0           |
|--------------------------------------|----------|----|----|----|----|----|----|---|---|---|---|---|---|-------|---|---|-------------|
| 0x0000 2000<br><a href="#">p. 62</a> | CONTROL  | —  |    |    |    |    |    |   |   |   |   |   |   | ABORT | — |   | INIT_UPDATE |
|                                      |          | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0     | 0 | 0 | 0           |
| 0x0000 2004<br><a href="#">p. 62</a> | STATUS   | —  |    |    |    |    |    |   |   |   |   |   |   |       |   |   |             |
|                                      |          | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0     | 0 | 0 | BUSY_STS    |
|                                      |          |    |    |    |    |    |    |   |   |   |   |   |   |       |   |   | 0           |

| Address                              | Register       | 15             | 14 | 13 | 12           | 11           | 10 | 9 | 8 | 7              | 6            | 5                    | 4            | 3             | 2            | 1            | 0            |
|--------------------------------------|----------------|----------------|----|----|--------------|--------------|----|---|---|----------------|--------------|----------------------|--------------|---------------|--------------|--------------|--------------|
| 0x0000 2010<br><a href="#">p. 62</a> | GEN_CONFIG     | —              |    |    |              |              |    |   |   |                |              |                      | STEP_RAMP_EN | —             | ZC_TIMEOUT   |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 1            | 0             | 1            | 1            | 1            |
| 0x0000 2014<br><a href="#">p. 63</a> | PATH_DELAY     | TM_DELAY       |    |    |              |              |    |   |   | DIG_GAIN_DELAY |              |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 1 | 1 | 0              | 0            | 0                    | 0            | 0             | 1            | 0            | 0            |
| 0x0000 2018<br><a href="#">p. 63</a> | TM             | TM_HOLD_TIME   |    |    |              |              |    |   |   | —              |              |                      |              |               |              |              | TM_EN        |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 1  | 1 | 1 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 201C<br><a href="#">p. 63</a> | TM_LD_0        | —              |    |    |              |              |    |   |   | CH8_TM_LD_EN   | CH7_TM_LD_EN | CH6_TM_LD_EN         | CH5_TM_LD_EN | CH4_TM_LD_EN  | CH3_TM_LD_EN | CH2_TM_LD_EN | CH1_TM_LD_EN |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 1              | 1            | 1                    | 1            | 1             | 1            | 1            | 1            |
| 0x0000 201E<br><a href="#">p. 64</a> | TM_LD_1        | —              |    |    | TM_LD_THRESH |              |    |   |   | —              |              |                      | TM_LD_TIME   |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 1            | 0  | 0 | 1 | 0              | 0            | 0                    | 0            | 1             | 1            | 0            | 0            |
| 0x0000 2020<br><a href="#">p. 64</a> | SPI_0          | —              |    |    |              |              |    |   |   | SCK_DIV        |              |                      |              | —             |              | CPHA         | CPOL         |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2022<br><a href="#">p. 65</a> | SPI_1          | —              |    |    |              | CS_IDLE_DUR  |    |   |   | CS_RISE_DELAY  |              |                      |              | CS_FALL_DELAY |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2030<br><a href="#">p. 65</a> | CH1_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH1_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2034<br><a href="#">p. 66</a> | CH2_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH2_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2038<br><a href="#">p. 66</a> | CH3_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH3_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 203C<br><a href="#">p. 66</a> | CH4_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH4_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2040<br><a href="#">p. 66</a> | CH5_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH5_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2044<br><a href="#">p. 66</a> | CH6_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH6_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2048<br><a href="#">p. 67</a> | CH7_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH7_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 204C<br><a href="#">p. 67</a> | CH8_CONFIG     | —              |    |    |              |              |    |   |   |                |              | CH8_BIT_PATT_LENGTH  |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2050<br><a href="#">p. 67</a> | AUX1_CONFIG    | —              |    |    |              |              |    |   |   |                |              | AUX1_BIT_PATT_LENGTH |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2054<br><a href="#">p. 67</a> | AUX2_CONFIG    | —              |    |    |              |              |    |   |   |                |              | AUX2_BIT_PATT_LENGTH |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2060<br><a href="#">p. 67</a> | CH1_BIT_PATT_0 | CH1_BIT_PATT_0 |    |    |              |              |    |   |   |                |              |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2062<br><a href="#">p. 68</a> | CH1_BIT_PATT_1 | CH1_BIT_PATT_1 |    |    |              |              |    |   |   |                |              |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2064<br><a href="#">p. 68</a> | CH1_GAIN_0     | —              |    |    |              | CH1_ANA_GAIN |    |   |   |                |              |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2066<br><a href="#">p. 68</a> | CH1_GAIN_1     | CH1_UPDATE     | —  |    |              |              |    |   |   |                | CH1_DIG_GAIN |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |
| 0x0000 2068<br><a href="#">p. 68</a> | CH2_BIT_PATT_0 | CH2_BIT_PATT_0 |    |    |              |              |    |   |   |                |              |                      |              |               |              |              |              |
|                                      |                | 0              | 0  | 0  | 0            | 0            | 0  | 0 | 0 | 0              | 0            | 0                    | 0            | 0             | 0            | 0            | 0            |

| Address              | Register       | 15             | 14           | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------------|----------------|----------------|--------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0x0000 206A<br>p. 69 | CH2_BIT_PATT_1 | CH2_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 206C<br>p. 69 | CH2_GAIN_0     | CH2_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 206E<br>p. 69 | CH2_GAIN_1     | CH2_UPDATE     | CH2_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2070<br>p. 69 | CH3_BIT_PATT_0 | CH3_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2072<br>p. 70 | CH3_BIT_PATT_1 | CH3_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2074<br>p. 70 | CH3_GAIN_0     | CH3_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2076<br>p. 70 | CH3_GAIN_1     | CH3_UPDATE     | CH3_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2078<br>p. 70 | CH4_BIT_PATT_0 | CH4_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 207A<br>p. 71 | CH4_BIT_PATT_1 | CH4_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 207C<br>p. 71 | CH4_GAIN_0     | CH4_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 207E<br>p. 71 | CH4_GAIN_1     | CH4_UPDATE     | CH4_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2080<br>p. 71 | CH5_BIT_PATT_0 | CH5_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2082<br>p. 72 | CH5_BIT_PATT_1 | CH5_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2084<br>p. 72 | CH5_GAIN_0     | CH5_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2086<br>p. 72 | CH5_GAIN_1     | CH5_UPDATE     | CH5_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2088<br>p. 72 | CH6_BIT_PATT_0 | CH6_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 208A<br>p. 73 | CH6_BIT_PATT_1 | CH6_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 208C<br>p. 73 | CH6_GAIN_0     | CH6_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 208E<br>p. 73 | CH6_GAIN_1     | CH6_UPDATE     | CH6_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2090<br>p. 73 | CH7_BIT_PATT_0 | CH7_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2092<br>p. 74 | CH7_BIT_PATT_1 | CH7_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2094<br>p. 74 | CH7_GAIN_0     | CH7_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2096<br>p. 74 | CH7_GAIN_1     | CH7_UPDATE     | CH7_DIG_GAIN |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 2098<br>p. 74 | CH8_BIT_PATT_0 | CH8_BIT_PATT_0 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 209A<br>p. 75 | CH8_BIT_PATT_1 | CH8_BIT_PATT_1 |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 209C<br>p. 75 | CH8_GAIN_0     | CH8_ANA_GAIN   |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|                      |                | 0              | 0            | —  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Address                              | Register        | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------------------------|-----------------|-----------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
| 0x0000 209E<br><a href="#">p. 75</a> | CH8_GAIN_1      | CH8_UPDATE<br>0 | —  |    |    |    |    |   |   | CH8_DIG_GAIN |   |   |   |   |   |   |   |
|                                      |                 | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 20A0<br><a href="#">p. 75</a> | AUX1_BIT_PATT_0 | AUX1_BIT_PATT_0 |    |    |    |    |    |   |   | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|                                      |                 | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 20A2<br><a href="#">p. 76</a> | AUX1_BIT_PATT_1 | AUX1_BIT_PATT_1 |    |    |    |    |    |   |   | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|                                      |                 | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 20A4<br><a href="#">p. 76</a> | AUX2_BIT_PATT_0 | AUX2_BIT_PATT_0 |    |    |    |    |    |   |   | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|                                      |                 | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x0000 20A6<br><a href="#">p. 76</a> | AUX2_BIT_PATT_1 | AUX2_BIT_PATT_1 |    |    |    |    |    |   |   | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|                                      |                 | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## 6.6 PIN\_CONFIG

| Address                              | Register    | 15                                                                           | 14                                   | 13 | 12 | 11     | 10                           | 9                | 8                | 7                    | 6                            | 5                    | 4                | 3                     | 2                                  | 1                      | 0                      |                 |
|--------------------------------------|-------------|------------------------------------------------------------------------------|--------------------------------------|----|----|--------|------------------------------|------------------|------------------|----------------------|------------------------------|----------------------|------------------|-----------------------|------------------------------------|------------------------|------------------------|-----------------|
| 0x0000 3D10<br><a href="#">p. 76</a> | PAD_DRV1_0  | —<br>0                                                                       | ASP_DOUT1_DRV<br>1    1    1         |    |    | —<br>0 | ASP_FSYNC_DRV<br>0    1    1 |                  |                  | —<br>0               | ASP_BCLK_DRV<br>0    1    1  |                      |                  | —<br>0    0    1    1 |                                    |                        |                        |                 |
| 0x0000 3D12<br><a href="#">p. 77</a> | PAD_DRV1_1  | —<br>0                                                                       | SPI_SDI_I2C_SDA_DRV<br>0    1    1   |    |    | —<br>0 | ASP_DOUT4_DRV<br>1    1    1 |                  |                  | —<br>0               | ASP_DOUT3_DRV<br>1    1    1 |                      |                  | —<br>0                | ASP_DOUT2_DRV<br>1    1    1       |                        |                        |                 |
| 0x0000 3D14<br><a href="#">p. 77</a> | PAD_DRV2_0  | —<br>0    0    1    1                                                        |                                      |    |    | 0      | SPI_SCK_DRV<br>0    1    1   |                  |                  | —<br>0               | SPI_CS_DRV<br>0    1    1    |                      |                  | —<br>0                | SPI_SDO_I2C_SCL_DRV<br>0    1    1 |                        |                        |                 |
| 0x0000 3D16<br><a href="#">p. 78</a> | PAD_DRV2_1  | —<br>0                                                                       | CONFIG5_DRV<br>0    1    1           |    |    | —<br>0 | CONFIG4_DRV<br>0    1    1   |                  |                  | —<br>0               | CONFIG3_DRV<br>0    1    1   |                      |                  | —<br>0                | CONFIG2_DRV<br>0    1    1         |                        |                        |                 |
| 0x0000 3D1C<br><a href="#">p. 78</a> | PAD_CLIP    | CLIP_OP_CFG<br>0                                                             | —<br>0    0    0    0    0    0    0 |    |    |        |                              |                  |                  | CONFIG4_CLIP_EN<br>0 | CONFIG3_CLIP_EN<br>0         | CONFIG2_CLIP_EN<br>0 | —<br>0           | SPI_CS_CLIP_EN<br>0   | ASP_DOUT4_CLIP_EN<br>0             | ASP_DOUT3_CLIP_EN<br>0 | ASP_DOUT2_CLIP_EN<br>0 |                 |
| 0x0000 3D20<br><a href="#">p. 79</a> | PAD_HGC_SPI | —<br>0    0    0    0    0    0    0    0    0    0    0    0    0    0    0 |                                      |    |    |        |                              |                  |                  |                      |                              |                      |                  |                       |                                    |                        |                        | HGC_SPI_EN<br>0 |
| 0x0000 3D24<br><a href="#">p. 79</a> | PAD_FN      | —<br>0    0    0    0    0    0                                              |                                      |    |    |        |                              | CONFIG5_FN<br>0  | CONFIG4_FN<br>0  | CONFIG3_FN<br>0      | CONFIG2_FN<br>0              | —<br>0               | SPI_SCK_FN<br>0  | SPI_CS_FN<br>0        | ASP_DOUT4_FN<br>0                  | ASP_DOUT3_FN<br>0      | ASP_DOUT2_FN<br>0      |                 |
| 0x0000 3D28<br><a href="#">p. 80</a> | PAD_LVL     | —<br>0    0    0    0    0    0                                              |                                      |    |    |        |                              | CONFIG5_LVL<br>0 | CONFIG4_LVL<br>0 | CONFIG3_LVL<br>0     | CONFIG2_LVL<br>0             | —<br>0               | SPI_SCK_LVL<br>0 | SPI_CS_LVL<br>0       | ASP_DOUT4_LVL<br>0                 | ASP_DOUT3_LVL<br>0     | ASP_DOUT2_LVL<br>0     |                 |

## 6.7 CLIP\_DETECT

| Address                              | Register  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8                  | 7                  | 6                  | 5                  | 4                  | 3                  | 2                  | 1                  | 0      |
|--------------------------------------|-----------|----|----|----|----|----|----|---|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------|
| 0x0000 3E1C<br><a href="#">p. 80</a> | CLIP_WARN | —  |    |    |    |    |    |   | IN8_CLIP_WARN<br>0 | IN7_CLIP_WARN<br>0 | IN6_CLIP_WARN<br>0 | IN5_CLIP_WARN<br>0 | IN4_CLIP_WARN<br>0 | IN3_CLIP_WARN<br>0 | IN2_CLIP_WARN<br>0 | IN1_CLIP_WARN<br>0 | —<br>0 |

## 7 Register Descriptions

This section describes each of the control port registers.

This register view is for the CS5308S.

- The register field default values are established upon the deassertion of the  $\overline{\text{RESET}}$  pin or following soft reset.
- A "—" represents a reserved field/access type.
- The reserved field values must not be modified.
- The registers are 16 bits wide, and only word transactions are allowed.
- All visible fields are read/write except where indicated with the following shading:

☐ Read/write access     
 ☐ Read-only access     
 ☐ Write-only access     
 ☐ User key password access

### 7.1 DEVID

#### 7.1.1 DEVID Address: 0x0000 0000

|         |       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RO      | 15    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | DEVID |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0     | 1  | 0  | 1  | 0  | 0  | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

| Bits | Name  | Description                                                                                                                  |
|------|-------|------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | DEVID | This register indicates the Device ID CS5308S.<br>0x0000–0x53B7 = Reserved      0x53B9–0xFFFF = Reserved<br>0x53B8 = CS5308S |

#### 7.1.2 REVID Address: 0x0000 0004

|         |        |        |   |   |   |          |   |   |   |
|---------|--------|--------|---|---|---|----------|---|---|---|
| RO      | 15...8 | 7      | 6 | 5 | 4 | 3        | 2 | 1 | 0 |
|         | —      | AREVID |   |   |   | MTLREVID |   |   |   |
| Default | 0x00   | 1      | 0 | 1 | 1 | 0        | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                                             |
|------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | —        | Reserved                                                                                                                                                |
| 7:4  | AREVID   | This field indicates the all-layer device revision.<br>0x0–0x9 = Reserved      0xB = (Default) Revision Bx<br>0xA = Revision Ax      0xC–0xF = Reserved |
| 3:0  | MTLREVID | This field indicates the metal-layer device revision.<br>0x0 = (Default) Revision x0<br>0x1–0xF = Reserved                                              |

#### 7.1.3 SW\_RESET Address: 0x0000 0022

|         |          |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| WO      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | SW_RESET |    |    |    |    |    |   |   | — |   |   |   |   |   |   |   |
| Default | 0        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                                               |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | SW_RESET | Software Reset. Writing 0x5A triggers a reset.<br>0x00 = (Default) No action      0x5A = Software reset<br>0x01–0x59 = Reserved      0x5B–0xFF = Reserved |
| 7:0  | —        | Reserved                                                                                                                                                  |

## 7.2 CONFIG

### 7.2.1 CLK\_CFG\_0

**Address: 0x0000 0040**

| RW      | 15 | 14 | 13 | 12         | 11 | 10 | 9 | 8 | 7 | 6 | 5               | 4 | 3 | 2 | 1 | 0              |
|---------|----|----|----|------------|----|----|---|---|---|---|-----------------|---|---|---|---|----------------|
|         | —  |    |    | SYSCLK_SRC | —  |    |   |   |   |   | PLL_REFCLK_FREQ |   | — |   |   | PLL_REFCLK_SRC |
| Default | 0  | 0  | 0  | 0          | 0  | 0  | 0 | 0 | 0 | 0 | 1               | 1 | 0 | 0 | 0 | 0              |

| Bits  | Name            | Description                                                                                                                                                                                                              |
|-------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:13 | —               | Reserved                                                                                                                                                                                                                 |
| 12    | SYSCLK_SRC      | System clock source. If MCLK is selected, the PLL is bypassed.<br>0 = (Default) MCLK<br>1 = PLL                                                                                                                          |
| 11:6  | —               | Reserved                                                                                                                                                                                                                 |
| 5:4   | PLL_REFCLK_FREQ | PLL reference clock frequency. The selection must match the frequency of the selected input reference.<br>00 = 3.072/2.8224 MHz<br>01 = 6.144/5.6448 MHz<br>10 = 12.288/11.2896 MHz<br>11 = (Default) 24.576/22.5792 MHz |
| 3:1   | —               | Reserved                                                                                                                                                                                                                 |
| 0     | PLL_REFCLK_SRC  | PLL reference clock source. Note the BCLK reference is only valid in ASP Secondary Mode.<br>0 = (Default) BCLK<br>1 = MCLK                                                                                               |

### 7.2.2 CLK\_CFG\_1

**Address: 0x0000 0042**

| RW      | 15...8 | 7 | 6 | 5 | 4 | 3 | 2 | 1           | 0 |
|---------|--------|---|---|---|---|---|---|-------------|---|
|         | —      |   |   | — |   |   |   | SAMPLE_RATE |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0 | 0 | 0           | 1 |

| Bits | Name        | Description                                                                                                                                                                                                                                                                                                                                                                                         |
|------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:3 | —           | Reserved                                                                                                                                                                                                                                                                                                                                                                                            |
| 2:0  | SAMPLE_RATE | Audio sample frequency. Note the sample rate must be integer-related to the system clock frequency. Auto-detect is only valid if sample rate = 32-192kHz, clock reference = MCLK, and the ASP is in Secondary Mode.<br>000 = 32 kHz<br>001 = (Default) 48/44.1 kHz<br>010 = 96/88.2 kHz<br>011 = 192/176.4 kHz<br>100 = 384/356.8 kHz<br>101 = 768/705.6 kHz<br>110 = Auto-detect<br>111 = Reserved |

### 7.2.3 CHIP\_ENABLE

**Address: 0x0000 0044**

| RW      | 15...8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|---------|--------|---|---|---|---|---|---|---|-----------|
|         | —      |   |   |   | — |   |   |   | GLOBAL_EN |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0         |

| Bits | Name      | Description                                                                                                                                                                                                                                                                       |
|------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:1 | —         | Reserved                                                                                                                                                                                                                                                                          |
| 0    | GLOBAL_EN | Global enable. Set to 1 to configure and enable all functions. Clear to 0 to disable. Note the clocking and ASP control registers are only valid on the rising edge of GLOBAL_EN. It is recommended to select the disabled state (GLOBAL_EN=0) before writing to these registers. |

**7.2.4 ASP\_CFG**
**Address: 0x0000 0048**

|         |        |   |              |             |   |   |   |               |   |
|---------|--------|---|--------------|-------------|---|---|---|---------------|---|
| RW      | 15...8 | 7 | 6            | 5           | 4 | 3 | 2 | 1             | 0 |
|         | —      | — | ASP_BCLK_INV | ASP_PRIMARY | — | — | — | ASP_BCLK_FREQ | — |
| Default | 0x00   | 0 | 0            | 0           | 0 | 0 | 0 | 0             | 0 |

| Bits | Name          | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:7 | —             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 6    | ASP_BCLK_INV  | ASP BCLK polarity. Selects the valid BCLK edge for data sampling.<br>In non-inverted mode, data is valid on BCLK rising edge. Data is driven on BCLK falling edge (half-cycle mode) or rising edge (full-cycle mode).<br>In inverted mode, data is valid on BCLK falling edge. Data is driven on BCLK rising edge (half-cycle mode) or falling edge (full-cycle mode).<br>0 = (Default) Non-inverted<br>1 = Inverted                                                                                    |
| 5    | ASP_PRIMARY   | ASP Primary/Secondary Mode select. In ASP Primary Mode, BCLK and FSYNC are outputs. In ASP Secondary Mode, BCLK and FSYNC are inputs.<br>0 = (Default) Secondary Mode<br>1 = Primary Mode                                                                                                                                                                                                                                                                                                               |
| 4:2  | —             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 1:0  | ASP_BCLK_FREQ | ASP BCLK frequency. The BCLK frequency must be high enough to support the required number of data bits at the selected sample rate. Only valid in ASP Primary Mode.<br>Note the BCLK frequency is integer-related to the system clock frequency i.e., multiples of 3.072 MHz for 12.288 / 24.576 MHz system clock, or multiples of 2.8224 MHz for 11.2896 / 22.5792 MHz system clock.<br>00 = (Default) 3.072/2.8224 MHz<br>01 = 6.144/5.6448 MHz<br>10 = 12.288/11.2896 MHz<br>11 = 24.576/22.5792 MHz |

**7.2.5 SIGNAL\_PATH\_CFG**
**Address: 0x0000 0050**

|         |    |    |    |    |    |    |                |   |   |   |   |              |   |   |            |   |
|---------|----|----|----|----|----|----|----------------|---|---|---|---|--------------|---|---|------------|---|
| RW      | 15 | 14 | 13 | 12 | 11 | 10 | 9              | 8 | 7 | 6 | 5 | 4            | 3 | 2 | 1          | 0 |
|         | —  | —  | —  | —  | —  | —  | ASP_CH_REVERSE | — | — | — | — | ASP_TDM_SLOT | — | — | ASP_FORMAT | — |
| Default | 0  | 0  | 0  | 0  | 0  | 0  | 0              | 0 | 0 | 0 | 0 | 0            | 0 | 0 | 0          | 0 |

| Bits  | Name           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:10 | —              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 9     | ASP_CH_REVERSE | ASP channel-ordering reversal. Selects normal- or reverse-order ASP data format.<br>0 = (Default) Normal<br>1 = Reverse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 8:6   | —              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 5:3   | ASP_TDM_SLOT   | TDM slot select. Configures which TDM slots are used in TDM maximum-time-slots mode.<br>Note the valid selections vary depending on whether the device is configured in 8-channel mode (default), or in 4-/2-channel summing modes.<br>In 8-channel mode (default), valid selections are 0x0 or 0x4 only.<br>In 4-channel summing mode, valid selections are 0x0, 0x2, 0x4, or 0x6.<br>000 = (Default) Slots 0-7 (8-ch), Slots 0-3 (4-ch), Slots 0-1 (2-ch)<br>001 = Slots 2-3 (2-ch)<br>010 = Slots 4-7 (4-ch), Slots 4-5 (2-ch)<br>011 = Slots 6-7 (2-ch)<br>100 = Slots 8-15 (8-ch), Slots 8-11 (4-ch), Slots 8-9 (2-ch)<br>101 = Slots 10-11 (2-ch)<br>110 = Slots 12-15 (4-ch), Slots 12-13 (2-ch)<br>111 = Slots 14-15 (2-ch) |
| 2:0   | ASP_FORMAT     | ASP data format. Selects how the audio samples are arranged within the FSYNC frame.<br>In TDM Maximum Time Slots Full-Cycle Mode, data is driven on same edge as sampling edge.<br>In TDM Maximum Time Slots Half-Cycle Mode, data is driven on opposite edge to sampling edge.<br>000 = (Default) I2S Mode<br>001 = Left-Justified Mode<br>010–100 = Reserved<br>101 = TDM Maximum Time Slots Full-Cycle Mode<br>110 = TDM Maximum Time Slots Half-Cycle Mode<br>111 = TDM Minimum Time Slots Mode                                                                                                                                                                                                                                 |

## 7.3 INPUT\_PATH

### 7.3.1 IN\_ENABLES

**Address: 0x0000 0080**

| RW      | 15...8 | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
|---------|--------|------------|------------|------------|------------|------------|------------|------------|------------|
|         | —      | IN8_ADC_EN | IN7_ADC_EN | IN6_ADC_EN | IN5_ADC_EN | IN4_ADC_EN | IN3_ADC_EN | IN2_ADC_EN | IN1_ADC_EN |
| Default | 0x00   | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

| Bits | Name       | Description                                                                                                                    |
|------|------------|--------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | —          | Reserved                                                                                                                       |
| 7    | IN8_ADC_EN | Channel 8 enable. Note that Channels 7-8 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 6    | IN7_ADC_EN | Channel 7 enable. Note that Channels 7-8 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 5    | IN6_ADC_EN | Channel 6 enable. Note that Channels 5-6 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 4    | IN5_ADC_EN | Channel 5 enable. Note that Channels 5-6 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 3    | IN4_ADC_EN | Channel 4 enable. Note that Channels 3-4 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 2    | IN3_ADC_EN | Channel 3 enable. Note that Channels 3-4 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 1    | IN2_ADC_EN | Channel 2 enable. Note that Channels 1-2 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |
| 0    | IN1_ADC_EN | Channel 1 enable. Note that Channels 1-2 should always be enabled/disabled as a pair.<br>0 = (Default) Disabled<br>1 = Enabled |

### 7.3.2 IN\_RAMP\_SUM

**Address: 0x0000 0082**

| RW      | 15 | 14          | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5                | 4 | 3 | 2 | 1                | 0 |
|---------|----|-------------|----|----|----|----|---|---|---|---|------------------|---|---|---|------------------|---|
|         | —  | IN_SUM_MODE | —  | —  | —  | —  | — | — | — | — | IN_RAMP_RATE_DEC | — | — | — | IN_RAMP_RATE_INC | — |
| Default | 0  | 0           | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 1                | 0 | 0 | 0 | 1                | 0 |

| Bits  | Name           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | —              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 14:13 | IN_SUM_MODE    | ADC input summing select. Combines the input paths in groups of two, four, or eight channels. The grouped channels must be linked together at the respective input pins. The grouped paths are configured using the control registers associated with the lowest-numbered ADC in each group.<br>00 = (Default) No summing of channels<br>01 = Inputs combined in groups of two. ADC1+ADC2, ADC3+ADC4, ADC5+ADC6, ADC7+ADC8<br>10 = Inputs combined in groups of four. ADC1+ADC2+ADC3+ADC4, ADC5+ADC6+ADC7+ADC8<br>11 = Inputs combined in group of eight. ADC1+ADC2+ADC3+ADC4+ADC5+ADC6+ADC7+ADC8 |
| 12    | —              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 11:8  | IN_CLIP_THRESH | Input clip-warning threshold<br>0x0 = (Default) 0.0 dBFS<br>0x1 = -0.125 dBFS<br>0x2 = -0.25 dBFS<br>0x3 = -0.5 dBFS<br>0x4 = -1.0 dBFS<br>0x5 = -3.0 dBFS<br>0x6 = -6.0 dBFS<br>0x7-0xF = Reserved                                                                                                                                                                                                                                                                                                                                                                                               |
| 7     | —              | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

| Bits | Name             | Description                                                                                                                                                                                                                                                                             |
|------|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6:4  | IN_RAMP_RATE_DEC | Volume Decrease Ramp Rate (ms/6 dB), used for gain changes including HGC operations. This field should not be changed while a volume ramp is in progress.<br>000 = 0 ms<br>001 = 0.5 ms<br>010 = (Default) 1 ms<br>011 = 2 ms<br>100 = 4 ms<br>101 = 8 ms<br>110 = 15 ms<br>111 = 30 ms |
| 3    | —                | Reserved                                                                                                                                                                                                                                                                                |
| 2:0  | IN_RAMP_RATE_INC | Volume Increase Ramp Rate (ms/6 dB), used for gain changes including HGC operations. This field should not be changed while a volume ramp is in progress.<br>000 = 0 ms<br>001 = 0.5 ms<br>010 = (Default) 1 ms<br>011 = 2 ms<br>100 = 4 ms<br>101 = 8 ms<br>110 = 15 ms<br>111 = 30 ms |

### 7.3.3 IN\_FILTER

**Address: 0x0000 0086**

|         |    |    |    |           |    |    |               |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|-----------|----|----|---------------|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12        | 11 | 10 | 9             | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    | IN_HPF_EN | —  |    | IN_FILTER_SEL |   | — |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0         | 0  | 0  | 0             | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name          | Description                                                                                                                                                                                                                                                                                  |
|-------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:13 | —             | Reserved                                                                                                                                                                                                                                                                                     |
| 12    | IN_HPF_EN     | High-pass filter enable.<br>0 = (Default) HPF disabled<br>1 = HPF enabled                                                                                                                                                                                                                    |
| 11:10 | —             | Reserved                                                                                                                                                                                                                                                                                     |
| 9:8   | IN_FILTER_SEL | Digital filter select. Configures the decimation filter.<br>00 = (Default) Minimum phase, slow roll-off decimation filter<br>01 = Minimum phase, fast roll-off decimation filter<br>10 = Linear phase, slow roll-off decimation filter<br>11 = Linear phase, fast roll-off decimation filter |
| 7:0   | —             | Reserved                                                                                                                                                                                                                                                                                     |

### 7.3.4 IN\_HIZ

**Address: 0x0000 0088**

|         |        |   |   |   |   |          |          |          |          |
|---------|--------|---|---|---|---|----------|----------|----------|----------|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3        | 2        | 1        | 0        |
|         | —      | — |   |   |   | IN78_HIZ | IN56_HIZ | IN34_HIZ | IN12_HIZ |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0        | 0        | 0        | 0        |

| Bits | Name     | Description                                                                              |
|------|----------|------------------------------------------------------------------------------------------|
| 15:4 | —        | Reserved                                                                                 |
| 3    | IN78_HIZ | Channel 7-8 input impedance select.<br>0 = (Default) Mid Impedance<br>1 = High Impedance |
| 2    | IN56_HIZ | Channel 5-6 input impedance select.<br>0 = (Default) Mid Impedance<br>1 = High Impedance |
| 1    | IN34_HIZ | Channel 3-4 input impedance select.<br>0 = (Default) Mid Impedance<br>1 = High Impedance |
| 0    | IN12_HIZ | Channel 1-2 input impedance select.<br>0 = (Default) Mid Impedance<br>1 = High Impedance |

**7.3.5 IN\_INV**
**Address: 0x0000 008A**

|         |        |         |         |         |         |         |         |         |         |
|---------|--------|---------|---------|---------|---------|---------|---------|---------|---------|
| RW      | 15...8 | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|         | —      | IN8_INV | IN7_INV | IN6_INV | IN5_INV | IN4_INV | IN3_INV | IN2_INV | IN1_INV |
| Default | 0x00   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

| Bits | Name    | Description                                                                |
|------|---------|----------------------------------------------------------------------------|
| 15:8 | —       | Reserved                                                                   |
| 7    | IN8_INV | Channel 8 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 6    | IN7_INV | Channel 7 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 5    | IN6_INV | Channel 6 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 4    | IN5_INV | Channel 5 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 3    | IN4_INV | Channel 4 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 2    | IN3_INV | Channel 3 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 1    | IN2_INV | Channel 2 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |
| 0    | IN1_INV | Channel 1 ADC invert.<br>0 = (Default) No inversion<br>1 = ADC data invert |

**7.3.6 IN\_VOL\_CTRL1\_0**
**Address: 0x0000 0090**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN1_MUTE | —  |    |    |    |    |   |   | IN1_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN1_MUTE | Channel 1 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN1_VOL  | Channel 1 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

**7.3.7 IN\_VOL\_CTRL1\_1**
**Address: 0x0000 0092**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN2_MUTE | —  |    |    |    |    |   |   | IN2_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                         |
|------|----------|-----------------------------------------------------|
| 15   | IN2_MUTE | Channel 2 mute.<br>0 = Unmute<br>1 = (Default) Mute |

| Bits | Name    | Description                                                                                                                       |
|------|---------|-----------------------------------------------------------------------------------------------------------------------------------|
| 14:8 | —       | Reserved                                                                                                                          |
| 7:0  | IN2_VOL | Channel 2 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.8 IN\_VOL\_CTRL2\_0

**Address: 0x0000 0094**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN3_MUTE | —  |    |    |    |    |   |   | IN3_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN3_MUTE | Channel 3 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN3_VOL  | Channel 3 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.9 IN\_VOL\_CTRL2\_1

**Address: 0x0000 0096**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN4_MUTE | —  |    |    |    |    |   |   | IN4_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN4_MUTE | Channel 4 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN4_VOL  | Channel 4 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.10 IN\_VOL\_CTRL3\_0

**Address: 0x0000 0098**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN5_MUTE | —  |    |    |    |    |   |   | IN5_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN5_MUTE | Channel 5 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN5_VOL  | Channel 5 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.11 IN\_VOL\_CTRL3\_1

**Address: 0x0000 009A**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN6_MUTE | —  |    |    |    |    |   |   | IN6_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                         |
|------|----------|-----------------------------------------------------|
| 15   | IN6_MUTE | Channel 6 mute.<br>0 = Unmute<br>1 = (Default) Mute |

| Bits | Name    | Description                                                                                                                       |
|------|---------|-----------------------------------------------------------------------------------------------------------------------------------|
| 14:8 | —       | Reserved                                                                                                                          |
| 7:0  | IN6_VOL | Channel 6 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.12 IN\_VOL\_CTRL4\_0

**Address: 0x0000 009C**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN7_MUTE | —  |    |    |    |    |   |   | IN7_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN7_MUTE | Channel 7 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN7_VOL  | Channel 7 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.13 IN\_VOL\_CTRL4\_1

**Address: 0x0000 009E**

|         |          |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | IN8_MUTE | —  |    |    |    |    |   |   | IN8_VOL |   |   |   |   |   |   |   |
| Default | 1        | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name     | Description                                                                                                                       |
|------|----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 15   | IN8_MUTE | Channel 8 mute.<br>0 = Unmute<br>1 = (Default) Mute                                                                               |
| 14:8 | —        | Reserved                                                                                                                          |
| 7:0  | IN8_VOL  | Channel 8 digital volume, –127.5dB to 0dB in 0.5dB steps.<br>0x00 = (Default) 0.0 dB<br>0x01 = –0.5 dB<br>...<br>0xFF = –127.5 dB |

### 7.3.14 IN\_VOL\_CTRL5

**Address: 0x0000 00A0**

|         |        |   |   |   |   |   |   |   |       |
|---------|--------|---|---|---|---|---|---|---|-------|
| WO      | 15...8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0     |
|         | —      | — |   |   |   |   |   |   | IN_VU |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0     |

| Bits | Name  | Description                                                                                                                    |
|------|-------|--------------------------------------------------------------------------------------------------------------------------------|
| 15:1 | —     | Reserved                                                                                                                       |
| 0    | IN_VU | Global volume update trigger<br>0 = (Default) No action<br>1 = Write 1 to trigger an update of all input volume/mute registers |

## 7.4 CTRL\_KEYS

### 7.4.1 USER\_KEY\_CTRL

**Address: 0x0000 0104**

|         |        |               |   |   |   |   |   |   |   |
|---------|--------|---------------|---|---|---|---|---|---|---|
| WO      | 15...8 | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —      | USER_KEY_CTRL |   |   |   |   |   |   |   |
| Default | 0x00   | 0             | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name          | Description                                                                                                                                                                      |
|------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | —             | Reserved                                                                                                                                                                         |
| 7:0  | USER_KEY_CTRL | User Key control – enables access to locked registers<br>Write 0xAA, then 0x55, to set the key (registers unlocked)<br>Write any other value to clear the key (registers locked) |

## 7.5 HGC

### 7.5.1 CONTROL

**Address: 0x0000 2000**

|         |        |   |   |   |       |   |   |   |             |
|---------|--------|---|---|---|-------|---|---|---|-------------|
| WO      | 15...8 | 7 | 6 | 5 | 4     | 3 | 2 | 1 | 0           |
|         | —      | — | — | — | ABORT | — | — | — | INIT_UPDATE |
| Default | 0x00   | 0 | 0 | 0 | 0     | 0 | 0 | 0 | 0           |

| Bits | Name        | Description                                                                                                                                                                                                                                              |
|------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:5 | —           | Reserved                                                                                                                                                                                                                                                 |
| 4    | ABORT       | Abort gain updates. Write 1 to abort any pending gain updates. Note that any updates already in progress will complete as normal and are not aborted.<br>0 = (Default) No action<br>1 = Write 1 to abort gain updates                                    |
| 3:1  | —           | Reserved                                                                                                                                                                                                                                                 |
| 0    | INIT_UPDATE | Initialize gain settings. Write 1 to transmit the SPI bit patterns and initialize all gain settings. Note the zero-cross detection is not applied when initializing gain settings.<br>0 = (Default) No action<br>1 = Write 1 to initialize gain settings |

### 7.5.2 STATUS

**Address: 0x0000 2004**

|         |        |   |   |   |   |   |   |   |          |
|---------|--------|---|---|---|---|---|---|---|----------|
| RO      | 15...8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0        |
|         | —      | — | — | — | — | — | — | — | BUSY_STS |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0        |

| Bits | Name     | Description                                                                                                       |
|------|----------|-------------------------------------------------------------------------------------------------------------------|
| 15:1 | —        | Reserved                                                                                                          |
| 0    | BUSY_STS | Busy status. Indicates gain updates are pending for one or more audio channels.<br>0 = (Default) Idle<br>1 = Busy |

### 7.5.3 GEN\_CONFIG

**Address: 0x0000 2010**

|         |        |   |   |   |              |   |   |            |   |
|---------|--------|---|---|---|--------------|---|---|------------|---|
| RW      | 15...8 | 7 | 6 | 5 | 4            | 3 | 2 | 1          | 0 |
|         | —      | — | — | — | STEP_RAMP_EN | — | — | ZC_TIMEOUT | — |
| Default | 0x00   | 0 | 0 | 0 | 1            | 0 | 1 | 1          | 1 |

| Bits | Name         | Description                                                                                                                                                |
|------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:5 | —            | Reserved                                                                                                                                                   |
| 4    | STEP_RAMP_EN | Step ramp enable. Enables the digital gain to be used to compensate for step changes in the analog gain.<br>0 = Disabled<br>1 = (Default) Enabled          |
| 3    | —            | Reserved                                                                                                                                                   |
| 2:0  | ZC_TIMEOUT   | Timeout for zero-cross detection.<br>000 = 0 (OFF)<br>001–010 = Reserved<br>011 = 1 ms<br>100 = 2 ms<br>101 = 5 ms<br>110 = 10 ms<br>111 = (Default) 20 ms |

## 7.5.4 PATH\_DELAY

**Address: 0x0000 2014**

|         |          |    |    |    |    |    |   |   |                |   |   |   |   |   |   |   |
|---------|----------|----|----|----|----|----|---|---|----------------|---|---|---|---|---|---|---|
| RW      | 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7              | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | TM_DELAY |    |    |    |    |    |   |   | DIG_GAIN_DELAY |   |   |   |   |   |   |   |
| Default | 0        | 0  | 0  | 0  | 0  | 0  | 1 | 1 | 0              | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                     |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | TM_DELAY       | Transient masking delay. Configures the delay from the analog-gain update to the start of the transient-masking period. The delay is defined in audio sample (1/fs) units.<br>0x00 = 0 samples<br>0x01 = 1 samples<br>...<br>0xFF = 255 samples |
| 7:0  | DIG_GAIN_DELAY | Digital gain update delay. Configures the delay from the analog-gain update to the digital-gain update. The delay is defined in audio sample (1/fs) units.<br>0x00 = 3 samples<br>0x01 = 4 samples<br>...<br>0xFF = 258 samples                 |

## 7.5.5 TM

**Address: 0x0000 2018**

|         |              |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|--------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | TM_HOLD_TIME |    |    |    |    |    |   |   | — |   |   |   |   |   |   |   |
| Default | 0            | 0  | 0  | 0  | 0  | 1  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                            |
|------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | TM_HOLD_TIME | Transient masking hold time. Configures the duration of the transient masking. The delay is defined in audio sample (1/fs) units.<br>0x00 = 0 samples<br>0x01 = 1 samples<br>...<br>0xFF = 255 samples |
| 7:1  | —            | Reserved                                                                                                                                                                                               |
| 0    | TM_EN        | Transient masking enable.<br>0 = (Default) Disabled<br>1 = Enabled                                                                                                                                     |

## 7.5.6 TM\_LD\_0

**Address: 0x0000 201C**

|         |        |              |              |              |              |              |              |              |              |
|---------|--------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| RW      | 15...8 | 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |
|         | —      | CH8_TM_LD_EN | CH7_TM_LD_EN | CH6_TM_LD_EN | CH5_TM_LD_EN | CH4_TM_LD_EN | CH3_TM_LD_EN | CH2_TM_LD_EN | CH1_TM_LD_EN |
| Default | 0x00   | 1            | 1            | 1            | 1            | 1            | 1            | 1            | 1            |

| Bits | Name         | Description                                                                               |
|------|--------------|-------------------------------------------------------------------------------------------|
| 15:8 | —            | Reserved                                                                                  |
| 7    | CH8_TM_LD_EN | Channel 8 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 6    | CH7_TM_LD_EN | Channel 7 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 5    | CH6_TM_LD_EN | Channel 6 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 4    | CH5_TM_LD_EN | Channel 5 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 3    | CH4_TM_LD_EN | Channel 4 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 2    | CH3_TM_LD_EN | Channel 3 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |

| Bits | Name         | Description                                                                               |
|------|--------------|-------------------------------------------------------------------------------------------|
| 1    | CH2_TM_LD_EN | Channel 2 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |
| 0    | CH1_TM_LD_EN | Channel 1 transient masking level-detect enable.<br>0 = Disabled<br>1 = (Default) Enabled |

### 7.5.7 TM\_LD\_1

**Address: 0x0000 201E**

|         |    |    |    |              |    |    |   |   |   |   |   |   |            |   |   |   |
|---------|----|----|----|--------------|----|----|---|---|---|---|---|---|------------|---|---|---|
| RW      | 15 | 14 | 13 | 12           | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3          | 2 | 1 | 0 |
|         | —  |    |    | TM_LD_THRESH |    |    |   |   | — |   |   |   | TM_LD_TIME |   |   |   |
| Default | 0  | 0  | 0  | 0            | 1  | 0  | 0 | 1 | 0 | 0 | 0 | 0 | 1          | 1 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:13 | —            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 12:8  | TM_LD_THRESH | Transient masking level-detect threshold. Transient masking is applied if the signal level is below the threshold. Signal levels listed are the approximate RMS level of a sine wave that would be detected as just above the threshold.<br>0x00–0x02 = Reserved<br>0x03 = –20 dBFS<br>0x04 = –26 dBFS<br>0x05 = –32 dBFS<br>0x06 = –38 dBFS<br>...<br>0x09 = (Default) –56 dBFS<br>...<br>0x0E = –86 dBFS<br>0x0F = –92 dBFS<br>0x10 = –98 dBFS<br>0x11 = –104 dBFS<br>0x12 = –110 dBFS<br>0x13 = –116 dBFS<br>0x14–0x1F = Reserved |
| 7:5   | —            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 4:0   | TM_LD_TIME   | Transient masking level-detect time constant. The time constant is defined in audio sample (1/fs) units.<br>0x00–0x09 = Reserved<br>0x0A = 1024 samples<br>0x0B = 2048 samples<br>0x0C = (Default) 4096 samples<br>0x0D = 8192 samples<br>0x0E = 16384 samples<br>0x0F = 32768 samples<br>0x10 = 65536 samples<br>0x11–0x1F = Reserved                                                                                                                                                                                               |

### 7.5.8 SPI\_0

**Address: 0x0000 2020**

|         |        |   |   |   |         |   |   |      |      |
|---------|--------|---|---|---|---------|---|---|------|------|
| RW      | 15...8 | 7 | 6 | 5 | 4       | 3 | 2 | 1    | 0    |
|         | —      |   |   |   | SCK_DIV |   | — | CPHA | CPOL |
| Default | 0x00   | 0 | 0 | 0 | 0       | 0 | 0 | 0    | 0    |

| Bits | Name    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:8 | —       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7:4  | SCK_DIV | SPI clock divider. Configures the SPI clock frequency as a division of the system clock frequency. For 48 kHz-related sample rates, the system-clock frequency is 24.576 MHz. For 44.1 kHz-related sample rates, the system-clock frequency is 22.5792 MHz.<br>0x0 = (Default) Divide by 2<br>0x1 = Divide by 4<br>0x2 = Divide by 6<br>0x3 = Divide by 8<br>0x4 = Divide by 10<br>0x5 = Divide by 12<br>0x6 = Divide by 14<br>0x7 = Divide by 16<br>0x8 = Divide by 18<br>0x9 = Divide by 20<br>0xA = Divide by 22<br>0xB = Divide by 24<br>0xC = Divide by 26<br>0xD = Divide by 28<br>0xE = Divide by 30<br>0xF = Divide by 32 |
| 3:2  | —       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 1    | CPHA    | SPI clock phase select (CPHA)<br>0 = (Default) Negative SPI clock phase<br>1 = Positive SPI clock phase                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 0    | CPOL    | SPI clock polarity select (CPOL)<br>0 = (Default) Negative SPI clock polarity<br>1 = Positive SPI clock polarity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

### 7.5.9 SPI\_1

**Address: 0x0000 2022**

|         |    |    |    |    |             |    |   |   |               |   |   |   |               |   |   |   |
|---------|----|----|----|----|-------------|----|---|---|---------------|---|---|---|---------------|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7             | 6 | 5 | 4 | 3             | 2 | 1 | 0 |
|         | —  |    |    |    | CS_IDLE_DUR |    |   |   | CS_RISE_DELAY |   |   |   | CS_FALL_DELAY |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0           | 0  | 0 | 0 | 0             | 0 | 0 | 0 | 0             | 0 | 0 | 0 |

| Bits                             | Name                    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
|----------------------------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|-------------------------|------------------------|-------------------------|------------------------|-------------------------|------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| 15:12                            | —                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 11:8                             | CS_IDLE_DUR             | <p>Minimum idle duration between SPI transactions (from CS rising edge to CS falling edge). The duration is defined in system-clock cycles.</p> <p>For 48 kHz-related sample rates, the system-clock period is 1/24.576 MHz. For 44.1 kHz-related sample rates, the system-clock period is 1/22.5792 MHz.</p> <table><tr><td>0x0 = (Default) 32 clock cycles</td><td>0x8 = 96 clock cycles</td></tr><tr><td>0x1 = 36 clock cycles</td><td>0x9 = 128 clock cycles</td></tr><tr><td>0x2 = 40 clock cycles</td><td>0xA = 160 clock cycles</td></tr><tr><td>0x3 = 44 clock cycles</td><td>0xB = 224 clock cycles</td></tr><tr><td>0x4 = 48 clock cycles</td><td>0xC = 288 clock cycles</td></tr><tr><td>0x5 = 56 clock cycles</td><td>0xD = 416 clock cycles</td></tr><tr><td>0x6 = 64 clock cycles</td><td>0xE = 544 clock cycles</td></tr><tr><td>0x7 = 80 clock cycles</td><td>0xF = 800 clock cycles</td></tr></table>                                                                                                                                                                                                                       | 0x0 = (Default) 32 clock cycles  | 0x8 = 96 clock cycles   | 0x1 = 36 clock cycles  | 0x9 = 128 clock cycles  | 0x2 = 40 clock cycles  | 0xA = 160 clock cycles  | 0x3 = 44 clock cycles  | 0xB = 224 clock cycles  | 0x4 = 48 clock cycles   | 0xC = 288 clock cycles  | 0x5 = 56 clock cycles   | 0xD = 416 clock cycles  | 0x6 = 64 clock cycles   | 0xE = 544 clock cycles  | 0x7 = 80 clock cycles   | 0xF = 800 clock cycles  |
| 0x0 = (Default) 32 clock cycles  | 0x8 = 96 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x1 = 36 clock cycles            | 0x9 = 128 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x2 = 40 clock cycles            | 0xA = 160 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x3 = 44 clock cycles            | 0xB = 224 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x4 = 48 clock cycles            | 0xC = 288 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x5 = 56 clock cycles            | 0xD = 416 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x6 = 64 clock cycles            | 0xE = 544 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x7 = 80 clock cycles            | 0xF = 800 clock cycles  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 7:4                              | CS_RISE_DELAY           | <p>Chip Select (CS) rise delay. Configures the minimum time from SCLK active edge to CS rising edge (end of SPI transaction). The delay is defined in system-clock cycles.</p> <p>For 48 kHz-related sample rates, the system-clock period is 1/24.576 MHz. For 44.1 kHz-related sample rates, the system-clock period is 1/22.5792 MHz.</p> <table><tr><td>0x0 = (Default) 2 clock cycles</td><td>0x8 = 18 clock cycles</td></tr><tr><td>0x1 = 4 clock cycles</td><td>0x9 = 20 clock cycles</td></tr><tr><td>0x2 = 6 clock cycles</td><td>0xA = 22 clock cycles</td></tr><tr><td>0x3 = 8 clock cycles</td><td>0xB = 24 clock cycles</td></tr><tr><td>0x4 = 10 clock cycles</td><td>0xC = 26 clock cycles</td></tr><tr><td>0x5 = 12 clock cycles</td><td>0xD = 28 clock cycles</td></tr><tr><td>0x6 = 14 clock cycles</td><td>0xE = 30 clock cycles</td></tr><tr><td>0x7 = 16 clock cycles</td><td>0xF = 32 clock cycles</td></tr></table>                                                                                                                                                                                                   | 0x0 = (Default) 2 clock cycles   | 0x8 = 18 clock cycles   | 0x1 = 4 clock cycles   | 0x9 = 20 clock cycles   | 0x2 = 6 clock cycles   | 0xA = 22 clock cycles   | 0x3 = 8 clock cycles   | 0xB = 24 clock cycles   | 0x4 = 10 clock cycles   | 0xC = 26 clock cycles   | 0x5 = 12 clock cycles   | 0xD = 28 clock cycles   | 0x6 = 14 clock cycles   | 0xE = 30 clock cycles   | 0x7 = 16 clock cycles   | 0xF = 32 clock cycles   |
| 0x0 = (Default) 2 clock cycles   | 0x8 = 18 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x1 = 4 clock cycles             | 0x9 = 20 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x2 = 6 clock cycles             | 0xA = 22 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x3 = 8 clock cycles             | 0xB = 24 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x4 = 10 clock cycles            | 0xC = 26 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x5 = 12 clock cycles            | 0xD = 28 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x6 = 14 clock cycles            | 0xE = 30 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x7 = 16 clock cycles            | 0xF = 32 clock cycles   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 3:0                              | CS_FALL_DELAY           | <p>Chip Select (CS) fall delay. Configures the minimum time from CS falling edge (start of SPI transaction) to the first SCK edge. The delay is defined in system-clock cycles.</p> <p>For 48 kHz-related sample rates, the system-clock period is 1/24.576 MHz. For 44.1 kHz-related sample rates, the system-clock period is 1/22.5792 MHz.</p> <p>The delay is dependent on the SPI clock divider (SCK_DIV) setting – the 'N' variable in the enumeration represents the value of SCK_DIV field (0-15).</p> <table><tr><td>0x0 = (Default) 3+N clock cycles</td><td>0x8 = 19+N clock cycles</td></tr><tr><td>0x1 = 5+N clock cycles</td><td>0x9 = 21+N clock cycles</td></tr><tr><td>0x2 = 7+N clock cycles</td><td>0xA = 23+N clock cycles</td></tr><tr><td>0x3 = 9+N clock cycles</td><td>0xB = 25+N clock cycles</td></tr><tr><td>0x4 = 11+N clock cycles</td><td>0xC = 27+N clock cycles</td></tr><tr><td>0x5 = 13+N clock cycles</td><td>0xD = 29+N clock cycles</td></tr><tr><td>0x6 = 15+N clock cycles</td><td>0xE = 31+N clock cycles</td></tr><tr><td>0x7 = 17+N clock cycles</td><td>0xF = 33+N clock cycles</td></tr></table> | 0x0 = (Default) 3+N clock cycles | 0x8 = 19+N clock cycles | 0x1 = 5+N clock cycles | 0x9 = 21+N clock cycles | 0x2 = 7+N clock cycles | 0xA = 23+N clock cycles | 0x3 = 9+N clock cycles | 0xB = 25+N clock cycles | 0x4 = 11+N clock cycles | 0xC = 27+N clock cycles | 0x5 = 13+N clock cycles | 0xD = 29+N clock cycles | 0x6 = 15+N clock cycles | 0xE = 31+N clock cycles | 0x7 = 17+N clock cycles | 0xF = 33+N clock cycles |
| 0x0 = (Default) 3+N clock cycles | 0x8 = 19+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x1 = 5+N clock cycles           | 0x9 = 21+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x2 = 7+N clock cycles           | 0xA = 23+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x3 = 9+N clock cycles           | 0xB = 25+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x4 = 11+N clock cycles          | 0xC = 27+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x5 = 13+N clock cycles          | 0xD = 29+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x6 = 15+N clock cycles          | 0xE = 31+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |
| 0x7 = 17+N clock cycles          | 0xF = 33+N clock cycles |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                  |                         |                        |                         |                        |                         |                        |                         |                         |                         |                         |                         |                         |                         |                         |                         |

### 7.5.10 CH1\_CONFIG

**Address: 0x0000 2030**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH1_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH1_BIT_PATT_LENGTH | Channel 1 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.11 CH2\_CONFIG**
**Address: 0x0000 2034**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH2_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH2_BIT_PATT_LENGTH | Channel 2 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.12 CH3\_CONFIG**
**Address: 0x0000 2038**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH3_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH3_BIT_PATT_LENGTH | Channel 3 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.13 CH4\_CONFIG**
**Address: 0x0000 203C**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH4_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH4_BIT_PATT_LENGTH | Channel 4 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.14 CH5\_CONFIG**
**Address: 0x0000 2040**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH5_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH5_BIT_PATT_LENGTH | Channel 5 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.15 CH6\_CONFIG**
**Address: 0x0000 2044**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH6_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH6_BIT_PATT_LENGTH | Channel 6 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.16 CH7\_CONFIG**
**Address: 0x0000 2048**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH7_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH7_BIT_PATT_LENGTH | Channel 7 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.17 CH8\_CONFIG**
**Address: 0x0000 204C**

|         |        |   |   |   |   |                     |   |   |   |
|---------|--------|---|---|---|---|---------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                   | 2 | 1 | 0 |
|         | —      | — |   |   |   | CH8_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                   | 0 | 0 | 0 |

| Bits | Name                | Description                                                                                                                                                                          |
|------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                   | Reserved                                                                                                                                                                             |
| 5:0  | CH8_BIT_PATT_LENGTH | Channel 8 bit-pattern length for SPI gain control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.18 AUX1\_CONFIG**
**Address: 0x0000 2050**

|         |        |   |   |   |   |                      |   |   |   |
|---------|--------|---|---|---|---|----------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                    | 2 | 1 | 0 |
|         | —      | — |   |   |   | AUX1_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                    | 0 | 0 | 0 |

| Bits | Name                 | Description                                                                                                                                                                           |
|------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                    | Reserved                                                                                                                                                                              |
| 5:0  | AUX1_BIT_PATT_LENGTH | Auxiliary 1 bit-pattern length for SPI aux control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.19 AUX2\_CONFIG**
**Address: 0x0000 2054**

|         |        |   |   |   |   |                      |   |   |   |
|---------|--------|---|---|---|---|----------------------|---|---|---|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3                    | 2 | 1 | 0 |
|         | —      | — |   |   |   | AUX2_BIT_PATT_LENGTH |   |   |   |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0                    | 0 | 0 | 0 |

| Bits | Name                 | Description                                                                                                                                                                           |
|------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:6 | —                    | Reserved                                                                                                                                                                              |
| 5:0  | AUX2_BIT_PATT_LENGTH | Auxiliary 2 bit-pattern length for SPI aux control<br>0x00 = (Default) 0 bits (device not present)<br>0x01 = 1 bits<br>0x02 = 2 bits<br>...<br>0x20 = 32 bits<br>0x21–0x3F = Reserved |

**7.5.20 CH1\_BIT\_PATT\_0**
**Address: 0x0000 2060**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH1_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH1_BIT_PATT_0 | Channel 1 SPI bit pattern for external gain control, bits 17–32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.21 CH1\_BIT\_PATT\_1**
**Address: 0x0000 2062**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH1_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH1_BIT_PATT_1 | Channel 1 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.22 CH1\_GAIN\_0**
**Address: 0x0000 2064**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH1_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH1_ANA_GAIN | Channel 1 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.23 CH1\_GAIN\_1**
**Address: 0x0000 2066**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH1_UPDATE | —  |    |    |    |    |   |   | CH1_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH1_UPDATE   | Channel 1 gain update. Write 1 to apply the Channel 1 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH1_DIG_GAIN | Channel 1 digital gain. Note the signal level is also controlled by the digital volume (IN1_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.24 CH2\_BIT\_PATT\_0**
**Address: 0x0000 2068**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH2_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH2_BIT_PATT_0 | Channel 2 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.25 CH2\_BIT\_PATT\_1**
**Address: 0x0000 206A**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH2_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH2_BIT_PATT_1 | Channel 2 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.26 CH2\_GAIN\_0**
**Address: 0x0000 206C**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH2_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH2_ANA_GAIN | Channel 2 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.27 CH2\_GAIN\_1**
**Address: 0x0000 206E**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH2_UPDATE | —  |    |    |    |    |   |   | CH2_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH2_UPDATE   | Channel 2 gain update. Write 1 to apply the Channel 2 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH2_DIG_GAIN | Channel 2 digital gain. Note the signal level is also controlled by the digital volume (IN2_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.28 CH3\_BIT\_PATT\_0**
**Address: 0x0000 2070**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH3_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH3_BIT_PATT_0 | Channel 3 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.29 CH3\_BIT\_PATT\_1**
**Address: 0x0000 2072**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH3_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH3_BIT_PATT_1 | Channel 3 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.30 CH3\_GAIN\_0**
**Address: 0x0000 2074**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH3_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH3_ANA_GAIN | Channel 3 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.31 CH3\_GAIN\_1**
**Address: 0x0000 2076**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH3_UPDATE | —  |    |    |    |    |   |   | CH3_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH3_UPDATE   | Channel 3 gain update. Write 1 to apply the Channel 3 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH3_DIG_GAIN | Channel 3 digital gain. Note the signal level is also controlled by the digital volume (IN3_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.32 CH4\_BIT\_PATT\_0**
**Address: 0x0000 2078**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH4_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH4_BIT_PATT_0 | Channel 4 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.33 CH4\_BIT\_PATT\_1**
**Address: 0x0000 207A**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH4_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH4_BIT_PATT_1 | Channel 4 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.34 CH4\_GAIN\_0**
**Address: 0x0000 207C**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH4_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH4_ANA_GAIN | Channel 4 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.35 CH4\_GAIN\_1**
**Address: 0x0000 207E**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH4_UPDATE | —  |    |    |    |    |   |   | CH4_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH4_UPDATE   | Channel 4 gain update. Write 1 to apply the Channel 4 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH4_DIG_GAIN | Channel 4 digital gain. Note the signal level is also controlled by the digital volume (IN4_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.36 CH5\_BIT\_PATT\_0**
**Address: 0x0000 2080**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH5_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH5_BIT_PATT_0 | Channel 5 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.37 CH5\_BIT\_PATT\_1**
**Address: 0x0000 2082**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH5_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH5_BIT_PATT_1 | Channel 5 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.38 CH5\_GAIN\_0**
**Address: 0x0000 2084**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH5_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH5_ANA_GAIN | Channel 5 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.39 CH5\_GAIN\_1**
**Address: 0x0000 2086**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH5_UPDATE | —  |    |    |    |    |   |   | CH5_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH5_UPDATE   | Channel 5 gain update. Write 1 to apply the Channel 5 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH5_DIG_GAIN | Channel 5 digital gain. Note the signal level is also controlled by the digital volume (IN5_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.40 CH6\_BIT\_PATT\_0**
**Address: 0x0000 2088**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH6_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH6_BIT_PATT_0 | Channel 6 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.41 CH6\_BIT\_PATT\_1**
**Address: 0x0000 208A**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH6_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH6_BIT_PATT_1 | Channel 6 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.42 CH6\_GAIN\_0**
**Address: 0x0000 208C**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH6_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH6_ANA_GAIN | Channel 6 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.43 CH6\_GAIN\_1**
**Address: 0x0000 208E**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH6_UPDATE | —  |    |    |    |    |   |   | CH6_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH6_UPDATE   | Channel 6 gain update. Write 1 to apply the Channel 6 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH6_DIG_GAIN | Channel 6 digital gain. Note the signal level is also controlled by the digital volume (IN6_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.44 CH7\_BIT\_PATT\_0**
**Address: 0x0000 2090**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH7_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH7_BIT_PATT_0 | Channel 7 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.45 CH7\_BIT\_PATT\_1**
**Address: 0x0000 2092**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH7_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH7_BIT_PATT_1 | Channel 7 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.46 CH7\_GAIN\_0**
**Address: 0x0000 2094**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH7_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH7_ANA_GAIN | Channel 7 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.47 CH7\_GAIN\_1**
**Address: 0x0000 2096**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH7_UPDATE | —  |    |    |    |    |   |   | CH7_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH7_UPDATE   | Channel 7 gain update. Write 1 to apply the Channel 7 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH7_DIG_GAIN | Channel 7 digital gain. Note the signal level is also controlled by the digital volume (IN7_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.48 CH8\_BIT\_PATT\_0**
**Address: 0x0000 2098**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH8_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                                                                       |
|------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH8_BIT_PATT_0 | Channel 8 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.49 CH8\_BIT\_PATT\_1**
**Address: 0x0000 209A**

|         |                |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH8_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0              | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name           | Description                                                                                                                                                                                                                                                    |
|------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | CH8_BIT_PATT_1 | Channel 8 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.50 CH8\_GAIN\_0**
**Address: 0x0000 209C**

|         |    |    |    |    |              |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|--------------|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15 | 14 | 13 | 12 | 11           | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  |    |    |    | CH8_ANA_GAIN |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0  | 0  | 0  | 0  | 0            | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits  | Name         | Description                                                                                                                                                                                                                                                                         |
|-------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11 | —            | Reserved                                                                                                                                                                                                                                                                            |
| 10:0  | CH8_ANA_GAIN | Channel 8 analog gain. The selected value must match the external analog gain of the SPI bit pattern.<br>0x000 = (Default) 0.000 dB<br>0x001 = 0.125 dB<br>0x002 = 0.250 dB<br>...<br>0x23F = 71.875 dB<br>0x240–0x5BF = Reserved<br>0x5C0 = –72.000 dB<br>...<br>0x7FF = –0.125 dB |

**7.5.51 CH8\_GAIN\_1**
**Address: 0x0000 209E**

|         |            |    |    |    |    |    |   |   |              |   |   |   |   |   |   |   |
|---------|------------|----|----|----|----|----|---|---|--------------|---|---|---|---|---|---|---|
|         | 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | CH8_UPDATE | —  |    |    |    |    |   |   | CH8_DIG_GAIN |   |   |   |   |   |   |   |
| Access  | WO         | —  |    |    |    |    |   |   | RW           |   |   |   |   |   |   |   |
| Default | 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0            | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name         | Description                                                                                                                                                                                                                                                             |
|------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | CH8_UPDATE   | Channel 8 gain update. Write 1 to apply the Channel 8 gain selection and SPI bit pattern. The gain update is applied at the next scheduling opportunity, zero-cross aligned.                                                                                            |
| 14:8 | —            | Reserved                                                                                                                                                                                                                                                                |
| 7:0  | CH8_DIG_GAIN | Channel 8 digital gain. Note the signal level is also controlled by the digital volume (IN8_VOL).<br>0x00 = (Default) 0.000 dB<br>0x01 = 0.125 dB<br>0x02 = 0.250 dB<br>...<br>0x5F = 11.875 dB<br>0x60–0x9F = Reserved<br>0xA0 = –12.000 dB<br>...<br>0xFF = –0.125 dB |

**7.5.52 AUX1\_BIT\_PATT\_0**
**Address: 0x0000 20A0**

|         |                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | AUX1_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name            | Description                                                                                                                                                                                                                                                                                                         |
|------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | AUX1_BIT_PATT_0 | Auxiliary 1 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits. The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.53 AUX1\_BIT\_PATT\_1**
**Address: 0x0000 20A2**

|         |                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | AUX1_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name            | Description                                                                                                                                                                                                                                                      |
|------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | AUX1_BIT_PATT_1 | Auxiliary 1 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.5.54 AUX2\_BIT\_PATT\_0**
**Address: 0x0000 20A4**

|         |                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | AUX2_BIT_PATT_0 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name            | Description                                                                                                                                                                                                                                                                                                            |
|------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | AUX2_BIT_PATT_0 | Auxiliary 2 SPI bit pattern for external gain control, bits 17-32. Only used if the bit pattern is longer than 16 bits.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 32 bits, one or more of the LSBs is unused. |

**7.5.55 AUX2\_BIT\_PATT\_1**
**Address: 0x0000 20A6**

|         |                 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| RW      | 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|         | AUX2_BIT_PATT_1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Default | 0               | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bits | Name            | Description                                                                                                                                                                                                                                                      |
|------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:0 | AUX2_BIT_PATT_1 | Auxiliary 2 SPI bit pattern for external gain control, bits 1-16.<br>The contents of the bit pattern must be left-aligned such that the first bit for transmission is in the MSB. If the bit pattern is shorter than 16 bits, one or more of the LSBs is unused. |

**7.6 PIN\_CONFIG**
**7.6.1 PAD\_DRV1\_0**
**Address: 0x0000 3D10**

|         |    |               |    |    |    |               |   |   |   |              |   |   |   |   |   |   |
|---------|----|---------------|----|----|----|---------------|---|---|---|--------------|---|---|---|---|---|---|
| RW      | 15 | 14            | 13 | 12 | 11 | 10            | 9 | 8 | 7 | 6            | 5 | 4 | 3 | 2 | 1 | 0 |
|         | —  | ASP_DOUT1_DRV |    |    | —  | ASP_FSYNC_DRV |   |   | — | ASP_BCLK_DRV |   |   | — | — | — | — |
| Default | 0  | 1             | 1  | 1  | 0  | 0             | 1 | 1 | 0 | 0            | 1 | 1 | 0 | 0 | 1 | 1 |

| Bits  | Name          | Description                                                                                                                                                   |
|-------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | —             | Reserved                                                                                                                                                      |
| 14:12 | ASP_DOUT1_DRV | ASP_DOUT1 output drive strength<br>000 = 2 mA<br>001 = 4 mA<br>010 = 6 mA<br>011 = 8 mA<br>100 = 10 mA<br>101 = 12 mA<br>110 = 14 mA<br>111 = (Default) 16 mA |
| 11    | —             | Reserved                                                                                                                                                      |
| 10:8  | ASP_FSYNC_DRV | ASP_FSYNC output drive strength<br>000 = 2 mA<br>001 = 4 mA<br>010 = 6 mA<br>011 = (Default) 8 mA<br>100 = 10 mA<br>101 = 12 mA<br>110 = 14 mA<br>111 = 16 mA |
| 7     | —             | Reserved                                                                                                                                                      |
| 6:4   | ASP_BCLK_DRV  | ASP_BCLK output drive strength<br>000 = 2 mA<br>001 = 4 mA<br>010 = 6 mA<br>011 = (Default) 8 mA<br>100 = 10 mA<br>101 = 12 mA<br>110 = 14 mA<br>111 = 16 mA  |
| 3:0   | —             | Reserved                                                                                                                                                      |

Address: 0x0000 3D12

| Bits  | Name                | Description                                                                                                                                                                                                                           |
|-------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | —                   | Reserved                                                                                                                                                                                                                              |
| 14:12 | SPI_SDI_I2C_SDA_DRV | SPI_SDI/I2C_SDA output drive strength<br>000 = 2 mA                      100 = 10 mA<br>001 = 4 mA                      101 = 12 mA<br>010 = 6 mA                      110 = 14 mA<br>011 = (Default) 8 mA           111 = 16 mA      |
| 11    | —                   | Reserved                                                                                                                                                                                                                              |
| 10:8  | ASP_DOUT4_DRV       | ASP_DOUT4 output drive strength<br>000 = 2 mA                      100 = 10 mA<br>001 = 4 mA                      101 = 12 mA<br>010 = 6 mA                      110 = 14 mA<br>011 = 8 mA                      111 = (Default) 16 mA |
| 7     | —                   | Reserved                                                                                                                                                                                                                              |
| 6:4   | ASP_DOUT3_DRV       | ASP_DOUT3 output drive strength<br>000 = 2 mA                      100 = 10 mA<br>001 = 4 mA                      101 = 12 mA<br>010 = 6 mA                      110 = 14 mA<br>011 = 8 mA                      111 = (Default) 16 mA |
| 3     | —                   | Reserved                                                                                                                                                                                                                              |
| 2:0   | ASP_DOUT2_DRV       | ASP_DOUT2 output drive strength<br>000 = 2 mA                      100 = 10 mA<br>001 = 4 mA                      101 = 12 mA<br>010 = 6 mA                      110 = 14 mA<br>011 = 8 mA                      111 = (Default) 16 mA |

Address: 0x0000 3D14

| <b>Bits</b> | <b>Name</b>         | <b>Description</b>                                                                                                                                                                                                                               |
|-------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:11       | —                   | Reserved                                                                                                                                                                                                                                         |
| 10:8        | SPI_SCK_DRV         | SPI_SCK output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA         |
| 7           | —                   | Reserved                                                                                                                                                                                                                                         |
| 6:4         | SPI_CS_DRV          | SPI_CS output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA          |
| 3           | —                   | Reserved                                                                                                                                                                                                                                         |
| 2:0         | SPI_SDO_I2C_SCL_DRV | SPI_SDO/I2C_SCL output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA |

**Address: 0x0000 3D16**

| RW      | 15 | 14          | 13 | 12 | 11 | 10 | 9           | 8 | 7 | 6 | 5           | 4 | 3 | 2 | 1           | 0 |
|---------|----|-------------|----|----|----|----|-------------|---|---|---|-------------|---|---|---|-------------|---|
|         | —  | CONFIG5_DRV |    |    |    | —  | CONFIG4_DRV |   |   | — | CONFIG3_DRV |   |   | — | CONFIG2_DRV |   |
| Default | 0  | 0           | 1  | 1  | 0  | 0  | 1           | 1 | 0 | 0 | 1           | 1 | 0 | 0 | 1           | 1 |

| <b>Bits</b> | <b>Name</b> | <b>Description</b>                                                                                                                                                                                                                       |
|-------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15          | —           | Reserved                                                                                                                                                                                                                                 |
| 14:12       | CONFIG5_DRV | CONFIG5 output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA |
| 11          | —           | Reserved                                                                                                                                                                                                                                 |
| 10:8        | CONFIG4_DRV | CONFIG4 output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA |
| 7           | —           | Reserved                                                                                                                                                                                                                                 |
| 6:4         | CONFIG3_DRV | CONFIG3 output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA |
| 3           | —           | Reserved                                                                                                                                                                                                                                 |
| 2:0         | CONFIG2_DRV | CONFIG2 output drive strength<br>000 = 2 mA                          100 = 10 mA<br>001 = 4 mA                          101 = 12 mA<br>010 = 6 mA                          110 = 14 mA<br>011 = (Default) 8 mA               111 = 16 mA |

**Address: 0x0000 3D1C**

[illegible]

| Bits | Name              | Description                                                                        |
|------|-------------------|------------------------------------------------------------------------------------|
| 15   | CLIP_OP_CFG       | Clip-detect output configuration<br>0 = (Default) CMOS<br>1 = Open drain           |
| 14:8 | —                 | Reserved                                                                           |
| 7    | CONFIG4_CLIP_EN   | CONFIG4 pin function select<br>0 = (Default) HW config<br>1 = Clip-detect output   |
| 6    | CONFIG3_CLIP_EN   | CONFIG3 pin function select<br>0 = (Default) HW config<br>1 = Clip-detect output   |
| 5    | CONFIG2_CLIP_EN   | CONFIG2 pin function select<br>0 = (Default) HW config<br>1 = Clip-detect output   |
| 4    | —                 | Reserved                                                                           |
| 3    | SPI_CS_CLIP_EN    | SPI_CS pin function select<br>0 = (Default) SPI_CS<br>1 = Clip-detect output       |
| 2    | ASP_DOUT4_CLIP_EN | ASP_DOUT4 pin function select<br>0 = (Default) ASP_DOUT4<br>1 = Clip-detect output |

| Bits | Name              | Description                                                                        |
|------|-------------------|------------------------------------------------------------------------------------|
| 1    | ASP_DOUT3_CLIP_EN | ASP_DOUT3 pin function select<br>0 = (Default) ASP_DOUT3<br>1 = Clip-detect output |
| 0    | ASP_DOUT2_CLIP_EN | ASP_DOUT2 pin function select<br>0 = (Default) ASP_DOUT2<br>1 = Clip-detect output |

### 7.6.6 PAD\_HGC\_SPI

**Address: 0x0000 3D20**

|         |        |   |   |   |   |   |   |   |            |
|---------|--------|---|---|---|---|---|---|---|------------|
| RW      | 15...8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0          |
|         | —      |   |   |   | — |   |   |   | HGC_SPI_EN |
| Default | 0x00   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0          |

| Bits | Name       | Description                                                                                                |
|------|------------|------------------------------------------------------------------------------------------------------------|
| 15:1 | —          | Reserved                                                                                                   |
| 0    | HGC_SPI_EN | HGC pin function select. Set this bit to enable the HGC function on the CONFIG2, CONFIG3, and CONFIG4 pins |

### 7.6.7 PAD\_FN

**Address: 0x0000 3D24**

|         |    |    |    |    |    |    |            |            |            |            |   |            |           |              |              |              |
|---------|----|----|----|----|----|----|------------|------------|------------|------------|---|------------|-----------|--------------|--------------|--------------|
| RW      | 15 | 14 | 13 | 12 | 11 | 10 | 9          | 8          | 7          | 6          | 5 | 4          | 3         | 2            | 1            | 0            |
|         |    |    |    | —  |    |    | CONFIG5_FN | CONFIG4_FN | CONFIG3_FN | CONFIG2_FN | — | SPI_SCK_FN | SPI_CS_FN | ASP_DOUT4_FN | ASP_DOUT3_FN | ASP_DOUT2_FN |
| Default | 0  | 0  | 0  | 0  | 0  | 0  | 0          | 0          | 0          | 0          | 0 | 0          | 0         | 0            | 0            | 0            |

| Bits  | Name         | Description                                                                     |
|-------|--------------|---------------------------------------------------------------------------------|
| 15:10 | —            | Reserved                                                                        |
| 9     | CONFIG5_FN   | CONFIG5 pin function select<br>0 = (Default) HW config<br>1 = GP output         |
| 8     | CONFIG4_FN   | CONFIG4 pin function select<br>0 = (Default) HW config/HGC_CS<br>1 = GP output  |
| 7     | CONFIG3_FN   | CONFIG3 pin function select<br>0 = (Default) HW config/HGC_SDO<br>1 = GP output |
| 6     | CONFIG2_FN   | CONFIG2 pin function select<br>0 = (Default) HW config/HGC_SCK<br>1 = GP output |
| 5     | —            | Reserved                                                                        |
| 4     | SPI_SCK_FN   | SPI_SCK pin function select<br>0 = (Default) SPI_SCK<br>1 = GP output           |
| 3     | SPI_CS_FN    | SPI_CS pin function select<br>0 = (Default) SPI_CS<br>1 = GP output             |
| 2     | ASP_DOUT4_FN | ASP_DOUT4 pin function select<br>0 = (Default) ASP_DOUT4<br>1 = GP output       |
| 1     | ASP_DOUT3_FN | ASP_DOUT3 pin function select<br>0 = (Default) ASP_DOUT3<br>1 = GP output       |
| 0     | ASP_DOUT2_FN | ASP_DOUT2 pin function select<br>0 = (Default) ASP_DOUT2<br>1 = GP output       |

**7.6.8 PAD\_LVL**
**Address: 0x0000 3D28**

| RW      | 15 | 14 | 13 | 12 | 11 | 10 | 9           | 8           | 7           | 6           | 5 | 4           | 3          | 2             | 1             | 0             |
|---------|----|----|----|----|----|----|-------------|-------------|-------------|-------------|---|-------------|------------|---------------|---------------|---------------|
|         | —  |    |    |    |    |    | CONFIG5_LVL | CONFIG4_LVL | CONFIG3_LVL | CONFIG2_LVL | — | SPI_SCK_LVL | SPI_CS_LVL | ASP_DOUT4_LVL | ASP_DOUT3_LVL | ASP_DOUT2_LVL |
| Default | 0  | 0  | 0  | 0  | 0  | 0  | 0           | 0           | 0           | 0           | 0 | 0           | 0          | 0             | 0             | 0             |

| Bits  | Name          | Description                                                                                                                    |
|-------|---------------|--------------------------------------------------------------------------------------------------------------------------------|
| 15:10 | —             | Reserved                                                                                                                       |
| 9     | CONFIG5_LVL   | CONFIG5 output level. Sets the output level if CONFIG5 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1     |
| 8     | CONFIG4_LVL   | CONFIG4 output level. Sets the output level if CONFIG4 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1     |
| 7     | CONFIG3_LVL   | CONFIG3 output level. Sets the output level if CONFIG3 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1     |
| 6     | CONFIG2_LVL   | CONFIG2 output level. Sets the output level if CONFIG2 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1     |
| 5     | —             | Reserved                                                                                                                       |
| 4     | SPI_SCK_LVL   | SPI_SCK output level. Sets the output level if SPI_SCK is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1     |
| 3     | SPI_CS_LVL    | SPI_CS output level. Sets the output level if SPI_CS is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1       |
| 2     | ASP_DOUT4_LVL | ASP_DOUT4 output level. Sets the output level if ASP_DOUT4 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1 |
| 1     | ASP_DOUT3_LVL | ASP_DOUT3 output level. Sets the output level if ASP_DOUT3 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1 |
| 0     | ASP_DOUT2_LVL | ASP_DOUT2 output level. Sets the output level if ASP_DOUT2 is configured as GP output.<br>0 = (Default) Logic 0<br>1 = Logic 1 |

**7.7 CLIP\_DETECT**
**7.7.1 CLIP\_WARN**
**Address: 0x0000 3E1C**

| RW      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0 |
|---------|----|----|----|----|----|----|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---|
|         | —  |    |    |    |    |    |   | IN8_CLIP_WARN | IN7_CLIP_WARN | IN6_CLIP_WARN | IN5_CLIP_WARN | IN4_CLIP_WARN | IN3_CLIP_WARN | IN2_CLIP_WARN | IN1_CLIP_WARN | — |
| Default | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0 |

| Bits | Name          | Description                                                                                                           |
|------|---------------|-----------------------------------------------------------------------------------------------------------------------|
| 15:9 | —             | Reserved                                                                                                              |
| 8    | IN8_CLIP_WARN | Channel 8 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 7    | IN7_CLIP_WARN | Channel 7 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 6    | IN6_CLIP_WARN | Channel 6 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |


| Bits | Name          | Description                                                                                                           |
|------|---------------|-----------------------------------------------------------------------------------------------------------------------|
| 5    | IN5_CLIP_WARN | Channel 5 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 4    | IN4_CLIP_WARN | Channel 4 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 3    | IN3_CLIP_WARN | Channel 3 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 2    | IN2_CLIP_WARN | Channel 2 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 1    | IN1_CLIP_WARN | Channel 1 clip-detect indication. Rising edge triggered. Write 1 to clear.<br>0 = (Default) Normal<br>1 = Clip detect |
| 0    | —             | Reserved                                                                                                              |

## 8 Performance Plots


### 8.1 ADC Filter Response

The ADC filter performance is described in this section. Note the group-delay plots represent the filter only—see [Table 3-5](#) for full-path latency.


ADC Filter Response—Fast Roll-Off, 32 kHz Sample Rate




**Figure 8-1. Passband Magnitude**




**Figure 8-2. Stopband Magnitude**




**Figure 8-3. Impulse Response—Linear Phase**









**Figure 8-4. Impulse Response—Minimum Phase**















**Figure 8-5. Phase vs. Frequency**















**Figure 8-6. Group Delay vs. Frequency**







**ADC Filter Response—Fast Roll-Off, 48 kHz Sample Rate**

**Figure 8-7. Passband Magnitude**

**Figure 8-8. Stopband Magnitude**

**Figure 8-9. Impulse Response—Linear Phase**

**Figure 8-10. Impulse Response—Minimum Phase**

**Figure 8-11. Phase vs. Frequency**

**Figure 8-12. Group Delay vs. Frequency**







**ADC Filter Response—Slow Roll-Off, 48 kHz Sample Rate**

**Figure 8-13. Passband Magnitude**

**Figure 8-14. Stopband Magnitude**

**Figure 8-15. Impulse Response—Linear Phase**

**Figure 8-16. Impulse Response—Minimum Phase**

**Figure 8-17. Phase vs. Frequency**

**Figure 8-18. Group Delay vs. Frequency**







**ADC Filter Response—Fast Roll-Off, 96 kHz Sample Rate**

**Figure 8-19. Passband Magnitude**

**Figure 8-20. Stopband Magnitude**

**Figure 8-21. Impulse Response—Linear Phase**

**Figure 8-22. Impulse Response—Minimum Phase**

**Figure 8-23. Phase vs. Frequency**

**Figure 8-24. Group Delay vs. Frequency**







**ADC Filter Response—Slow Roll-Off, 96 kHz Sample Rate**

**Figure 8-25. Passband Magnitude**

**Figure 8-26. Stopband Magnitude**

**Figure 8-27. Impulse Response—Linear Phase**

**Figure 8-28. Impulse Response—Minimum Phase**

**Figure 8-29. Phase vs. Frequency**

**Figure 8-30. Group Delay vs. Frequency**







**ADC Filter Response—Fast Roll-Off, 192 kHz Sample Rate**

**Figure 8-31. Passband Magnitude**

**Figure 8-32. Stopband Magnitude**

**Figure 8-33. Impulse Response—Linear Phase**

**Figure 8-34. Impulse Response—Minimum Phase**

**Figure 8-35. Phase vs. Frequency**

**Figure 8-36. Group Delay vs. Frequency**

**ADC Filter Response—Slow Roll-Off, 192 kHz Sample Rate**

**Figure 8-37. Passband Magnitude**

**Figure 8-38. Stopband Magnitude**

**Figure 8-39. Impulse Response—Linear Phase**

**Figure 8-40. Impulse Response—Minimum Phase**

**Figure 8-41. Phase vs. Frequency**

**Figure 8-42. Group Delay vs. Frequency**

**ADC Filter Response—Fast Roll-Off, 384 kHz Sample Rate**

**Figure 8-43. Passband Magnitude**

**Figure 8-44. Stopband Magnitude**

**Figure 8-45. Impulse Response—Linear Phase**

**Figure 8-46. Impulse Response—Minimum Phase**

**Figure 8-47. Phase vs. Frequency**

**Figure 8-48. Group Delay vs. Frequency**

**ADC Filter Response—Slow Roll-Off, 384 kHz Sample Rate**

**Figure 8-49. Passband Magnitude**

**Figure 8-50. Stopband Magnitude**

**Figure 8-51. Impulse Response—Linear Phase**

**Figure 8-52. Impulse Response—Minimum Phase**

**Figure 8-53. Phase vs. Frequency**

**Figure 8-54. Group Delay vs. Frequency**

**ADC Filter Response—Fast Roll-Off, 768 kHz Sample Rate**

**Figure 8-55. Passband Magnitude**

**Figure 8-56. Stopband Magnitude**

**Figure 8-57. Impulse Response—Linear Phase**

**Figure 8-58. Impulse Response—Minimum Phase**

**Figure 8-59. Phase vs. Frequency**

**Figure 8-60. Group Delay vs. Frequency**

**ADC Filter Response—Slow Roll-Off, 768 kHz Sample Rate**

**Figure 8-61. Passband Magnitude**

**Figure 8-62. Stopband Magnitude**

**Figure 8-63. Impulse Response—Linear Phase**

**Figure 8-64. Impulse Response—Minimum Phase**

**Figure 8-65. Phase vs. Frequency**

**Figure 8-66. Group Delay vs. Frequency**

## 9 Thermal Characteristics


**Table 9-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics**

| Parameter                                                  | Symbol        | QFN    | Units |
|------------------------------------------------------------|---------------|--------|-------|
| Junction-to-ambient thermal resistance                     | $\theta_{JA}$ | 17.233 | °C/W  |
| Junction-to-board thermal resistance                       | $\theta_{JB}$ | 4.92   | °C/W  |
| Junction-to-case (top) thermal resistance                  | $\theta_{JC}$ | 26.24  | °C/W  |
| Junction-to-board thermal-characterization parameter       | $\Psi_{JB}$   | 4.67   | °C/W  |
| Junction-to-package-top thermal-characterization parameter | $\Psi_{JT}$   | 1.11   | °C/W  |

**Notes:**

- Natural convection at the maximum recommended operating temperature  $T_A$  (see Table 3-2)
- Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51-12

## 10 Package Dimensions




|                        |   | SYMBOL | MIN       | NOM   | MAX  |
|------------------------|---|--------|-----------|-------|------|
| TOTAL THICKNESS        |   | A      | 0.7       | 0.75  | 0.8  |
| STAND OFF              |   | A1     | 0         | 0.035 | 0.05 |
| MOLD THICKNESS         |   | A2     | ----      | 0.55  | ---- |
| L/F THICKNESS          |   | A3     | 0.203 REF |       |      |
| LEAD WIDTH             |   | b      | 0.15      | 0.2   | 0.25 |
| BODY SIZE              | X | D      | 6 BSC     |       |      |
|                        | Y | E      | 6 BSC     |       |      |
| LEAD PITCH             |   | e      | 0.4 BSC   |       |      |
| EP SIZE                | X | J      | 4.5       | 4.6   | 4.7  |
|                        | Y | K      | 4.5       | 4.6   | 4.7  |
| LEAD LENGTH            |   | L      | 0.35      | 0.4   | 0.45 |
| PACKAGE EDGE TOLERANCE |   | aaa    | 0.1       |       |      |
| MOLD FLATNESS          |   | bbb    | 0.1       |       |      |
| COPLANARITY            |   | ccc    | 0.08      |       |      |
| LEAD OFFSET            |   | ddd    | 0.1       |       |      |
| EXPOSED PAD OFFSET     |   | eee    | 0.1       |       |      |
|                        |   |        |           |       |      |
|                        |   |        |           |       |      |
|                        |   |        |           |       |      |
|                        |   |        |           |       |      |
|                        |   |        |           |       |      |

**NOTES**

- 1.0 COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.
- 2.0 TOTAL THICKNESS NOT INCLUDE SAW BURR.

**Figure 10-1. QFN Package Drawing**

## 11 Package Marking



**Figure 11-1. Package Marking**

## 12 Ordering Information

**Table 12-1. Ordering Information**

| Product | Description                             | Package    | RoHS Compliant | Grade      | Temperature Range | Container     | Orderable Part Number |
|---------|-----------------------------------------|------------|----------------|------------|-------------------|---------------|-----------------------|
| CS5308S | High Performance Multichannel Audio ADC | 48-pin QFN | Yes            | Commercial | -40 to +85°C      | Tray          | CS5308S-DN            |
|         |                                         |            |                |            |                   | Tape and Reel | CS5308S-DNR           |

## 13 References

- NXP Semiconductors, UM10204 Rev. 7, October 2021, *I2C-Bus Specification and User Manual*, <http://www.nxp.com>

## 14 Revision History

**Table 14-1. Revision History**

| Revision       | Changes                                                                      |
|----------------|------------------------------------------------------------------------------|
| F1<br>JUN 2025 | <ul style="list-style-type: none"> <li>Initial production release</li> </ul> |

**Important:** Please check [www.cirrus.com](http://www.cirrus.com) or with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

---

## Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

---

### IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, TESTED, INTENDED OR WARRANTED FOR USE (1) WITH OR IN IMPLANTABLE PRODUCTS OR FDA/ MHRA CLASS III (OR EQUIVALENT CLASSIFICATION) MEDICAL DEVICES, OR (2) IN ANY PRODUCTS, APPLICATIONS OR SYSTEMS, INCLUDING WITHOUT LIMITATION LIFE-CRITICAL MEDICAL EQUIPMENT OR SAFETY OR SECURITY EQUIPMENT, WHERE MALFUNCTION OF THE PRODUCT COULD CAUSE PERSONAL INJURY, DEATH, SEVERE PROPERTY DAMAGE OR SEVERE ENVIRONMENTAL HARM. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN SUCH A MANNER, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2024–2025 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.

SPI is a trademark of Motorola.