

6		5		4		3		2		1	
D	INPUT_CIRCUIT_OPTIONS		IN1_BF		IN2_BF		IN_BF_MISC				
	SHEET-3		SHEET-4		SHEET-5		SHEET-6				
C	ALT_INPUT_CIRCUIT_OPTIONS		CS4282P_INPUTS		CS4282P_CODEC		CS4282P_MISC		CLK_GEN		
	SHEET-7		SHEET-8		SHEET-9		SHEET-10		SHEET-17		
B	OUTPUT_CIRCUIT_OPTIONS		DAC_BF_OUT1		DAC_BF_OUT2		OUT3_OUT4		HP_OUT		
	SHEET-11		SHEET-12		SHEET-13		SHEET-14		SHEET-15		
A			DC_CONN1		DC_CONN2		MISC		TEST_POINTS		
			SHEET-18		SHEET-19		SHEET-16		SHEET-20		

6

5

4

3

2

1

D

D

C


C

B

B

A


A




Input Buffer/Filter Options

Differential Input Circuits

Inverting




Non-Inverting (ADC VMID must be buffered in this use case)





Single Ended Input Circuits


Single Ended to Differential




Single Ended to Differential (ADC VMID must be buffered in this use case)











Additional Filters After Buffer Filter


Input Filter After Buffer Filter




Input Filter After Buffer Filter






Input Filter After Buffer Filter





Passive Filter Input (No Buffer/Filter)




VBIAS Generation options





Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines






Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines




Output Buffer/Filter Options

I to V Op-Amp Circuits


Differential Output – 8Vrms



Single Ended Output – 8Vrms




Single Ended Half Output – 8Vrms




Additional Op-Amp Circuits

2Vrms Line Output



Headphone Driver Output – 1.7Vrms





D

D


C

C



B

B




A

A







Layout Notes

See Layout Document



CS4282P Schematic and Layout Guidelines



Note 8







Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines




Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines









CS2500 Fractional-N Clock Synthesizer and Clock Multiplier




44.1kHz Crystal Oscillator



48kHz Crystal Oscillator



Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines



Layout Notes
See Layout Document
CS4282P Schematic and Layout Guidelines

