



6		5		4		3		2		1	
D	CS4304S_DAC		CS4304S_MISC		CLK_GEN						
	SHEET-3		SHEET-4		SHEET-15						
	OUTPUT_BUFFER_CONFIG		ANALOG_OUT1		ANALOG_OUT2		ANALOG_OUT3		ANALOG_OUT4		
	SHEET-5		SHEET-6		SHEET-7		SHEET-8		SHEET-9		
	ANALOG_OUT5		ANALOG_OUT6		ANALOG_OUT7		ANALOG_OUT8				
C	SHEET-10		SHEET-11		SHEET-12		SHEET-13				
	DC_CONN1		DC_CONN2		MISC						
	SHEET-16		SHEET-17		SHEET-14						
B	TEST_POINTS										
	SHEET-18										
A											





6

5

4

3

2

1

D

D

C


C

B

B


A

A



Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines







Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines

Output I to V Circuits

Differential Output – 2Vrms Output



Single Ended Half Output – 2Vrms Output



D

D

C



C

B

B

A

A



Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines



D

D

C





C

B

B

A

A



Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines

D

D

C



C

B

B


A

A




Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines






Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines






Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines









Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines






Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines






Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines





Layout Notes
See Layout Document
CS430## Schematic Layout Guidelines



DAC Vout

VOUT1P
VOUT1N
VOUT2P
VOUT2N
VOUT3P
VOUT3N
VOUT4P
VOUT4N

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

VOUT1P

VOUT1N

VOUT2P

VOUT2N

VOUT3P

VOUT3N

VOUT4P

VOUT4N

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

VOUT5P
VOUT5N
VOUT6P
VOUT6N
VOUT7P
VOUT7N
VOUT8P
VOUT8N

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

VOUT5P

VOUT5N

VOUT6P

VOUT6N

VOUT7P

VOUT7N

VOUT8P

VOUT8N

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

References

IDAC_VMID
DAC_FILTP
DAC_FILT_N

NOPOP

NOPOP

NOPOP

D_VMID

D_FILTP

D_FILT_N

GND

GND

VDD_A

GND

GND

GND

ASP & Clocks

MCLK
ASP_BCLK/DSD_CLK
ASP_FSYNC
ASP_DIN1/DSD_DIN1
ASP_DIN2/DSD_DIN2
ASP_DIN3/DSD_DIN3
ASP_DIN4/DSD_DIN4
CFG2/DSD_DIN5
CFG3/DSD_DIN6

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

MCLK

BC

FS

DIN1

DIN2

DIN3

DIN4

DIN5

DIN6

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

MISC

RESET
CONFIG1
CONFIG2
CONFIG3
CONFIG4
CONFIG5

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

NOPOP

RST

CFG1

CFG2

CFG3

CFG4

CFG5

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND